A Study of Nano Circuit Libraries Towards VLSI Circuits Using QCA Technology

C. Laxmikanth Reddy[1], Dr. Anil Kumar[2]

[1]Research Scholar of Sri Satya Sai University
[2]Research Supervisor of Sri Satya Sai University

Abstract

Over the latest twenty years, contemporary Complementary Metal Oxide Semiconductor (CMOS) circuits overpowered the Integrated Circuit (IC) innovation in a quick way. The XOR entryway structure is huger in various applications, for instance, a Half Adder, Full Adder. All of these applications is realized by improved XOR gate design structure. The proposed structures are realized without using mixtures, which reduces the amount of cells required and plays out the handiness in a cost beneficial manner with higher speed. A brief timeframe later, unique existing XOR gate structures are analyzed. It is perceived that there is probability to smooth out the XOR entryway design. Thusly, an upgraded XOR gate configuration structure is presented in a lone layer.

Keyword: *Complementary, Configuration, Structure, Adder*

1. INTRODUCTION

For developing new and helpful advancements for designing Nano-scale circuits, some new courses of action should be considered. Advancements, for instance, single-electron semiconductor, Nano Carbon tubes, nuclear switches, etc are a segment of the possible courses of action. Similarly, in the continuous years various experts have been inspected to design Nano-scale circuits using Quantum Cellular Automata (QCA) innovation and scientists and originators of the modernized circuit believe that CMOS will be replaced with this novel innovation. Basic action and limit of a QCA cell have been exhibited and genuinely completed in the late of 1990's. Starting now and into the foreseeable future, different designs reliant on QCA have been proposed. These designs consolidate not simply little designs, for instance, an Adder or XOR yet in addition huge designs, for instance, a processor. This part presents QCA innovation and sorts of deformations that may occur in this innovation.

2. LITERATURE REVIEW

Banik, Debajyoty (2020) Quantum PC is very pattern setting development in impending period and can ready to deal with any flighty issue with especially speedy estimation power. The proposed models for quantum count are quantum speck cell automata (QCA). The nuclear QCA will in general high bungle rates. On the off chance that there should be an event of sub-nuclear quantum dab cell automata, the rule focus of circuit configuration is the diminishing of circuit locale with required helpful direct.

Vijay Kumar Sharma (2020) Quantum spot cell automata (QCA) is a transistor-less innovation to execute the nanoscale circuit designs. QCA circuits are fast, significantly thick and scatter less energy when diverged from commonly used corresponding metal oxide semiconductor (CMOS) innovation. In this paper, a novel structure for advanced comparator using QCA nanotechnology is proposed. Advanced comparator is a fundamental and huge module in central getting ready unit which considers two paired numbers.

Kumar (2019) Quantum-speck cell automata (QCA) has emerged as a dire choice as opposed to CMOS innovation in the progressing years. In any case, the basic anticipation in movement of QCA innovation is that it encounters various types of amassing disfigurements and assortments. A couple of cell dispersing relinquishes introduced in the declaration period of gathering pattern of QCA have been found to be normal.

Abutaleb, Mostafa (2018) among various nanotechnology gadgets, single-electron tunneling gadgets are the most promising chance to substitute the present CMOS gadgets. In this paper, another single-electron limit reasoning circuit module is presented for recognizing and completing Nano-electronic circuits. The proposed

module can be dedicated to realize all basic reasoning entryways, for instance, OR, NOR, AND, NAND, XOR and XNOR gates, that can be composed in various propensities to configuration modernized circuits.

Abdullah-Al-Shafi, (2017) Force usage in irreversible QCA reasoning circuits is an irreplaceable and a huge issue; at any rate in the judicious cases, this middle is by and large overlooked. The total power weariness dataset of different QCA multiplexers have been worked out in this paper. At −271.15 °C temperature, the consumption is surveyed under three separate tunneling energy levels. All the circuits are designned with QCA Designer, a broadly used reenactment engine and QCA Pro gadget has been applied for surveying the power dispersal.

3. HALF ADDER

In the current Half Adder structures, the XOR gate was created by standard method and entire was cultivated clearly from the yield of XOR entryway, anyway an additional entryway is expected to convey pass on with the utilization of the multilayer structure. In any case, using the Equation, both XOR gate value and Half Adder value can be obtained in a comparable circuit.

4. FULL ADDER

The current design uses two entryways moreover to create the yield pass on. However, the pass on path in the proposed Full Adder configuration is improved by using the upgraded XOR coordinated Half Adder. It requires seven dominant part entryways and two inverters without half breeds. It evades additional predominant part entryways and mixtures diverged from the current design.

5. RESEARCH METHODOLOGY

In this section, an upgraded XOR entryway structure and its applications are presented in detail. The proposed work abuses the best uses of XOR entryway structure like Half Adder, Full Adder. The basic favored situation of these proposed plans (XOR entryway and all structures) in this part are executed with a single layer structure, as opposed to using the mixtures. The proposed Full Adder is created by falling two Half Adders. The Full Adder is improved by restricting the pass on structure in the current plan. Consequently, the proposed Half Adder structure includes fewer zones with a lesser number of cells. The deferral of Half Adder is 3/4 clock cycle.

Structure of XOR gate

Regardless of the way that, the various experts were executed the particular schematic structures of XOR door in QCA Nowadays additionally, the assessment is focusing in on realizing the gainful XOR structure and its applications. From now on, in this work additionally an undertaking is made to smooth out the XOR entryway and its application with least number of cells without using mixtures. In any enlisting system, Adders, and XOR entryway are the essential parts in calculating circuits.

6. DATA ANALYSIS AND RESULT

Single Layer Structure of XOR Gate

This fragment depicts the results got from the proposed plans. All proposed plans in this part are reproduced with Bistable gauge multiplication engine. In the first place, the generation results of the improved XOR door are showed up in Figure 1.1. The diversion results affirm the exactness of the helpfulness of the XOR door plan. The diversion results show that the basic yield of the improved XOR door appears in clock zone 2, and it insists that the inertness of the XOR entryway has three clock zones just, i.e., 3/4 clock cycle. The reenactment results depict all blends of reality table in both vehicle association and individual waveforms.



Figure 1.1: Improved XOR gate structure

The reenactment delayed consequences of the Half Adder are seemed Like the XOR entryway propagation results, the Half Adder convenience, and its reality table is obviously checked for all the mixes of sources of info.

Table 1.1: Existing structures of Half Adder structure

Half Adder	**Number of cells**	**Area (μm^2)**	**Number of clock zones**	**Delay (Clock cycles)**	**Type of Crossover**
[34]	77	0.08	4	1	Multilayer
[51]	61	N.A	3	3/4	Not used
[55]	96	0.13	4	1	Multilayer
[57]	65	N.A	5	1 1/4	Codesignar
[60]	62	0.08	8	2	Not used
Proposed Half Adder Structure	**34**	**0.05**	**3**	**3/4**	**Not used**

The proposed Half Adder results assessment with existing structures is recorded in Table 1.1 from the Table 1.1, it is unquestionably observed that the proposed Half Adder structure is best-advanced structure appeared differently in relation to the current plans.

Figure 1.2 evidently shows that the Half Adder created with improved XOR entryway structure requires less number of cells and clock zones differentiated and existing plans.



Figure 1.2: Existing structures of Half Adder



Figure 1.3 Half Adder

The reenactment eventual outcomes of the Half Adder are showed up. Like the XOR entryway multiplication results, the Half Adder convenience, and its reality table is plainly checked for all the mixes of information sources. The particular aggregate and pass on yields appear in clock zone 2.

Table 1.2: Existing structures with Full Adder structure

Number of cells	**Area (μm^2)**	**Number of clock zones**	**Delay (Clock cycles)**	**Type of Crossover**
122	0.114	4	1	Codesignar
98	0.1	4	1	Multilayer
192	0.2	8	2	Multilayer
124	0.04	4	1	Multilayer
172	0.25	5	1 1/ 4	Codesignar

150	0.28	9	2 1/ 4	Codesignar
97	**0.16**	**5**	**$1^{1}/_{4}$**	**Not used**

The proposed Full Adder structure is additionally realized by falling two Half Adder structures; the best results are refined by advancing the pass on structure. Two larger part entryways are decreased by improving the pass on structure. The introduction relationship of Full Adder structures is showed up. The proposed Full Adder structure is matching the current structures without using half breeds with 97 cells and 5 clock zones.



Figure 1.4: Full Adder structures



Figure 1.5: Full Adder

Introductions the propagation outcomes of the proposed Full Adder The reenactment results show the Full Adder handiness and its world table for all the blends of data sources. The particular aggregate and pass on yields appear in clock zone 0. The total deferment of the yields to the relating inputs is 1/4 clock cycle.

7. CONCLUSION

In this part, we presented an improved XOR door structure and its applications. The employments of XOR door structure, for instance, Half Adder, Full Adder, are presented. The proposed circuit designs are clear in structure with the most un-possible number of cells and with less deferral. In this part, the proposed designing XOR entryway is executed in a single layer structure rather than using the half and halves and achieved enormous improvement in execution. The introduction relationship of different uses of XOR doors created using QCA is explained in detail. The plan and organization of Half Adder, Full Adder is presented in definite reliant on improved XOR course of action. The XOR entryway and its applications were improved and created in a lone layer structure.

8. REFERENCES

1. Abdullah-Al-Shafi, Md &Bahar, Ali Newaz& Zahoor, Peer & Ahmad, Firdous & Bhuiyan, Mohammad. (2017). Power analysis dataset for QCA based multiplexer circuits.
2. Abdullah-Al-Shafi, Md & Islam, Md &Bahar, Ali Newaz. (2015). A Review on Reversible Logic Gates and its QCA Implementation. International Journal of Computer Applications (IJCA).
3. Abdullah-Al-Shafi, Md. (2016). Analysis of Fredkin Logic Circuit in Nanotechnology: An Efficient Approach. International Journal of Hybrid Information Technology.
4. Abutaleb, Mostafa. (2018). Design and Simulation of Single-electron Tunneling based Nano-electronics Circuits. Communications on Applied Electronics.
5. Banik, Debajyoty. (2020). Online Testable Efficient Latches for Molecular QCA Based on Reversible Logic.
6. Vijay Kumar Sharma (2020) Optimal design for digital comparator using QCA nanotechnology with energy estimation. International Journal of Numerical Modelling: Electronic Networks, Devices and Fields Early View.
7. Kumar, Dharmendra & Mitra, Debasis. (2019). A systematic approach towards fault-tolerant design of QCA circuits. Analog Integrated Circuits and Signal Processing.
8. Suresh, Muchharla& Panda, Ajit&Sukla, Mukesh &Vasanthi, Marakonda&Santhi, Sowpati. (2016). Analysis of CMOS and MTCMOS Circuits Using 250 Nano Meter Technology.
9. Sofeoul-Al-Mamun, Md & Miah, Md Badrul& Al Masud, Fuyad. (2017). A Novel Design and Implementation of 8-3 Encoder Using Quantum-dot Cellular Automata (QCA) Technology. European Scientific Journal.
10. Sinha Roy, Soudip& Mukherjee, Chiradeep& Panda, Saradindu& Mukhopadhyay, Asish& Maji, Bansibadan. (2017). Layered T Comparator using Quantum Cellular Automata.