

DESIGN AND IMPLEMENTATION OF CARRY SELECT ADDER WITH ALTERNATE TECHNIQUES TO REDUCE AREA, DELAY AND POWER CONSUMPTION

P.Jayasri¹, K. Mahesh Babu², G. Naga Lakshmi³, P. Arun babu⁴

¹ Student, ECE Department, Gandhiji Institute of Science and technology, Andhra Pradesh, India

² Student, ECE Department, Gandhiji Institute of Science and technology, Andhra Pradesh, India

³ Student, ECE Department, Gandhiji Institute of Science and technology, Andhra Pradesh, India

⁴ Assistant Professor, ECE Department, Gandhiji Institute of Science and technology, Andhra Pradesh, India

ABSTRACT

Carry Select Adder is a prompt adder that is employed in processing of data processors for functioning quick arithmetic functions. To alleviate the difficulty of carry propagation delay carry select adder system is used in numerous computational systems by autonomously making numerous carries and subsequently selects a carry to produce the sum. The time stoppage of linear adder can decrease all the way through containing one more input into each set of adders than in previous set and is identified as Square-root CSLA. The modified linear carry select adder system plus modified square-root carry select adder system provide improved outcomes when compared to regular linear system of carry select adder along with regular square-root system of carry select adder. To decrease area with insignificant speed penalty, set up a multiplexer basis add one circuit was projected. Bit Modified square-root carry select adder scheme have condensed area when compared with Regular Linear carry select adder system, Regular SQRT carry select adder system in addition to Modified Linear carry select adder system. The 128-bit modified Linear CSLA encloses analogous size ripple carry adders and each group hold one ripple carry adders, one BEC as well as multiplexer. The area of proposed design illustrates a decrease in support of 128-bit sizes which indicates attainment of method and not an easy trade-off of obstruction for area.

Keyword. Carry select adder, Square-root CSLA, Regular Linear carry select adder, Multiplexer.

1. Introduction

In scheming of Integrated circuits, area occupancy plays an essential conscientiousness since intensifying requirement of portable systems. Speed of adding in digital adders, is restricted by time which is necessary to transmit a carry all the way through adder. The sum in elementary adder for each bit arrangement is produced successively subsequent to preceding bit position was summed and a carry transmitted into subsequent position. Scheming of area with power capable high speed systems of data logic are the most important significant areas of investigation in scheming of VLSI systems. The difficulty of carry propagation delay is overcome by autonomously generating multiple radix carries and by means of this carries to choose among concurrently generated sums was put forward by Bedriji. A system was introduced by Akhilash Tyagi to make carry bits by block carry in 1 from carries of a block with block carry in 0. Carry Select Adder is a prompt adder that is employed in processing of data processors for functioning quick arithmetic functions. It is not area resourceful as it utilize numerous pairs of ripple carry adders to make partial sum and transmit by taking into consideration carry in 0 as well as carry in 1, consequently the concluding sum with carry are selected by multiplexers. The carry select adders are grouped as Linear and Square-root Carry select adder. To improve the intricacy of carry propagation delay carry select adder

system is used in numerous computational systems by autonomously making numerous carries and subsequently selects a carry to produce the sum. By autonomously producing multiple radix carries as well as usage of carries to select among concurrently generated sums, the difficulty of carry propagation impediment is prevailed over. A carry select adder system by means of adds one circuit was used to restore one ripple carry adders instead of using dual ripple carry adders. The essential proposal is to exploit Binary to Excess-1 converter (BEC) to a certain extent than with carry in 1 in system of normal Carry select adder to achieve substandard area. The most important gain of Binary to Excess-1 converter approaches from insignificant number of logic gates than n-bit Full Adder. 128-bit Modified square-root carry select adder scheme have condensed area when compared with Regular Linear carry select adder system, Regular Sqrt carry select adder system in addition to Modified Linear carry select adder system. While evaluating regular linear carry select adder system by way of regular square-root carry select adder system, it has condensed area in addition to evaluating modified linear carry select adder system with modified squareroot carry select adder system; the modified square-root carry select adder system has condensed area. 128-bit proposed modified Sqrt CSLA is condensed when assessed with area of earlier CSLAs. The area of proposed design illustrates a decrease in support of 128-bit sizes which indicates attainment of method and not an easy tradeoff of obstruction for area.




Fig-1: MODIFIED 128-BIT LINEAR CSLA




Fig-2: MODIFIED 128-BIT Sqrt CSLA

2. Methodology

Low power along with area efficient addition and multiplication has constantly been a basic requisite concerning high performance processors along with systems. In several computers as well as other kind of processors, adders are not only employed in arithmetic logic unit, but also in several parts of processor, where they are employed to work out addresses, table indices as well as related applications. Due to enhancement in portability of devices such as mobile, laptop and so on necessitates additional battery backup. In applications concerning electronics adders are mainly used. To alleviate the difficulty of carry propagation delay carry select adder system is used in numerous computational systems by autonomously making numerous carries and subsequently selects a carry to produce the sum. Rather than using dual RCA, a CSLA method by adds one circuit to restore one RCA was suggested by Chang and Hsiao [9]. The essential proposal is to exploit Binary to Excess-1 converter (BEC) to a certain extent than ripple carry adders with carry in 1 in system of normal Carry select adder to achieve substandard area. Carry Select Adder is a prompt adder that is employed in processing of data processors for functioning quick arithmetic functions. While evaluating regular linear carry select adder system by way of regular square-root carry select adder system, it has condensed area in addition to evaluating modified linear carry select adder system with modified square-root carry select adder system; the modified square-root carry select adder system has condensed area. The modified linear carry select adder system plus modified square-root carry select adder system provide improved outcomes when compared to regular system of linear carry select adder as well as regular square-root carry select adder. To

decrease area with insignificant speed penalty, set up multiplexer basis add one circuit was proposed [16]. Based on a novel first zero detection logic, an area efficient Square-root CSLA system was introduced. From construction of Carry Select Adder, the extent is to decrease the region of Carry Select Adder based on competent gate-level modification. Due to dual Ripple Carry Adder construction, regular CSLA is areaconsuming. CSLA is practised for dropping area by single RCA in addition to an addone circuit as contrasting to using dual RCA . By chaining numeral of equivalent stages of length adder, the linear carry select adder is build. By chaining number of equivalent length adder stages the linear carry select adder is build. Equal size of inputs is specific to every block of adder and the steps leading towards assessment are specified. By balancing the impediment all the way through two carry chains as well as block multiplexer signal from preceding phase, the square-root carry select adder is build and it is known as non-linear carry select adder. The fundamental square-root Carry Select adder include a dual ripple carry adder by 2:1 multiplexer, the most important complexity of regular carry select adder system is enormous area due to numerous pairs relating to ripple carry adder. The construction of 128-bit modified Square-root CSLA encloses different size RCA as well as BEC. Every group hold one ripple carry adders, one BEC and multiplexer. The building of proposed 128- bit Linear and Square-root CSLA by BEC for ripple carry adders to optimize the area is made known. The 128-bitmodified Linear CSLA encloses analogous size ripple carry adders and each group hold one ripple carry adders, one BEC as well as multiplexer. The arrangement of 128-bit regular Linear CSLA includes analogous size ripple carry adders. Each group holds dual ripple carry adders as well as multiplexer and achieves adding up by accumulation of small portions of bits and remains for carry to complete computation. The structure of 128-bit regular Square-root CSLA comprises dissimilar size ripple carry adders and every group hold dual ripple carry adders as well as multiplexer. The linear carry select adder has single main difficulty that is elevated area usage and this complexity can be put correctly by Squareroot CSLA; consequently it is an improved one of linear CSLA [10]. The time stoppage of linear adder can decrease all the way through containing one more input into each set of adders than in previous set and is identified as Square-root CSLA.




Fig-3: REGULAR 128-BIT LINEAR CSLA




Fig-4: REGULAR 128-BIT SQRT CSLA




Fig-5: 128-BIT SQRT CSLA USING CBL




Fig-6: 128-BIT CSLA USING DLATCH

3 Implementation result

The modified linear carry select adder system plus modified square-root carry select adder system provide improved outcomes when compared to regular linear system of carry select adder along with regular system of square-root carry select adder. The Modified CSLA construction is subsequently, low area, unsophisticated and efficient in support of VLSI hardware performance. The condensed numbers of gates recommend enormous advantages in reduction of area. 128-bit Modified squareroot carry select adder scheme have condensed area when compared with Regular Linear carry select adder system, Regular SQRT carry select adder system in addition to Modified Linear carry select adder system. 128-bit proposed modified SQRT CSLA is condensed when assessed with area of earlier CSLAs.



Fig-7 RTL SCHEMATIC OF MODIFIED 128- BIT LINEAR CSLA

Device Utilization Summary	Used	Available	Utilization	Comment
Number of 128-bit LUTs	128	10,240	1%	
Number used as logic	128	10,240	1%	
Number using 16-input LUTs	128	10,240	1%	
Number of occupied slices	244	4,880	5%	
Number of LUTs for Parameters used	128	10,240	1%	
Number cells in occupied FloP blocks	128	128	100%	
Number cells in occupied LUTs	128	128	100%	
Number of 128-bit LUTs	128	128	100%	
Number of 16-bit LUTs	128	128	100%	
Number of 8-bit LUTs	128	128	100%	
Number of occupied DFFs	128	480	27%	
Percentage of occupied DFFs	128	480	27%	

Fig-8 DESIGN SUMMARY OF MODIFIED 128- BIT LINEAR CSLA




Fig-9 SIMULATION RESULTS OF MODIFIED 128-BIT LINEAR CSLA

4. CONCLUSIONS

In scheming of Integrated circuits, area occupancy plays an essential conscientiousness since intensifying requirement of portable systems. A carry select adder system by means of adds one circuit was used to restore one ripple carry adders instead of using dual ripple carry adders. Carry Select Adder is a prompt adder that is employed in processing of data processors for functioning quick arithmetic functions; it is not area resourceful as it utilize numerous pairs of ripple carry adders to make partial sum and transmit by taking into consideration carry in 0 as well as carry in 1, consequently the concluding sum with carry are selected by multiplexers. The essential proposal is to exploit Binary to Excess-1 converter (BEC) to a certain extent than ripple carry adders with carry in 1 in system of normal Carry select adder to achieve substandard area. The modified linear carry select adder system plus modified square-root carry select adder system provide improved outcomes when compared to regular system of linear carry select adder in addition to regular squareroot carry select adder system. By autonomously producing multiple radix carries as well as usage of carries to select among concurrently generated sums, the difficulty of carry propagation impediment is prevailed over. By balancing the impediment all the way through two carry chains as well as block multiplexer signal from preceding phase, the square-root carry select adder is build and it is known as nonlinear carry select adder. The linear carry select adder has single main difficulty that is elevated area usage and this complexity can be put correctly by Square-root CSLA; consequently it is an improved one of linear CSLA. Based on a novel first zero detection logic, an area efficient Square-root CSLA system was introduced. The Modified CSLA construction is subsequently, low area, unsophisticated and efficient in support of VLSI hardware performance.

5. REFERENCES

[1] Y. He, C. H. Chang, and J. Gu, "An area efficient 64-Bit square Root carry-select adder for low powerApplications, " in Proc. IEEE Int. Symp.Circuits Syst.,vol. 4, pp. 4082-4085, 2005.

- [2] P. Sreenivasulu, K. Srinivasa rao, Malla Reddy and A. Vinay Babu, "Energy and area efficient carry select adder on a reconfigurable hardware", International Journal of Engineering Research and Applications, vol. 2, Issue. 2, pp. 436-440, Mar 2012.
- [3] "Enhanced Area Efficient Architecture for 128 bit Modified CSLA", R.Priya, J.Senthil Kumar, 2013
- [4] I-Chyn Wey, Cheng-Chen Ho, Yi-Sheng Lin and Chien-Chang Peng, "An area efficient carry select adder design by sharing the common boolean logic term", Proceedings on the International Multiconference of Engineering and computer scientist, IMECS 2012
- [5] Padma Devi, Ashima Girdher and Balwinder Singh "Improved Carry Select Adder with Reduced Area and Low Power Consumption, " International Journal of Computer Applications, Vol.1.3, No.4, pp. 14-18,1998.
- [6] Edison A. J and C. S. Manikanda babu, "An efficient CSLA architecture for VLSI hardware implementation", International Journal for Mechanical and Industrial Engineering, vol. 2, Issue 5, 2012

