

# Design and Implementation of a low power high speed full adder cell for low power applications

**Riya Srivastava**

Department of Electronics and  
Communication  
Engineering  
ABES Engineering  
College, Ghaziabad

**Vidhi Verma**

Department of Electronics and  
Communication  
Engineering  
ABES Engineering  
College, Ghaziabad

**Shivam Tiwari**

Department of Electronics and  
Communication  
Engineering  
ABES Engineering  
College, Ghaziabad

**Shailendra Bisariya**

Department of Electronics and  
Communication  
Engineering  
ABES Engineering  
College, Ghaziabad

**Mudit Saxena**

Department of Electronics and  
Communication  
Engineering  
ABES Engineering  
College, Ghaziabad

## Abstract

*An integral functional unit of every computational circuit, the one-bit full adder cell is one of the most commonly used digital circuit components in arithmetic logic units (ALUs). To date, a great deal of work has been done to enhance the architecture and functionality of complete adder circuit designs. This paper presents the implementation of two designs for 1-bit full adder cells at 90nm CMOS technology. One is conventional CCMOS 1-bit adder cell and other one is Transmission Gate Logic (16-T) are used in 1-bit full adder cells. The proposed adder cells outperform the existing adder cells in terms of power consumption, delay, and power delay product (PDP), according to the simulation results comparing the proposed and existing adder cells.*

*Keywords - Conventional Adder, CMOS Adder, Full Adder, Transmission Gate Full-adder Cell.*

## I. INTRODUCTION

The need for battery-powered portable electronic systems is growing daily because these devices must be powered by batteries in order to be portable. Therefore, when designing devices like laptops, tablets, cell phones, notebooks, and many other personal communication devices, speed and power consumption become the primary considerations. Power consumption is an important factor in VLSI technology. Increased power consumption raises the temperature, which shortens battery life and necessitates the use of a cooling fan to keep the circuitry cool. As a result, power consumption has an impact on both the system's overall cost and battery life. The adder circuit's performance and power dissipation have suffered as a result of the circuits' considerable increase in complexity in an attempt to shrink the chip's area. In order to minimise chip size and power dissipation, circuit design in low power VLSI design is a concern. MOSFET technology has two different forms of power dissipation: dynamic power dissipation and static power dissipation. A few parameters in static power dissipation, such as sub threshold leakage, reverse biased junction leakage, gate direct tunnelling leakage, and gate induced drain leakage, have a significant impact on different scaling parameters. Switching and short circuit power are the two main factors taken into account in dynamic power dissipation. The equations in (1) and (2), respectively, can be used to theoretically calculate the static and dynamic power dissipations.

$$P(\text{static}) = I_c * V_{dd} \quad (1)$$

$$P(\text{dynamic}) = \frac{1}{2} C_L (\Delta V_o)^2 f \quad (2)$$

Where  $V_{dd}$  is the supply voltage,  $C_L$  is the load capacitance,  $\Delta V_o$  is the logic voltage swing, and  $f$  is the operating frequency.  $I_c$  Leakage current.

In this paper, different adder circuits are compared using the power delay product (PDP) parameter to estimate the optimised results at different operating frequency regions or at a single operating frequency. The power delay product can be computed theoretically using the following equation


(3).

$$PDP = P_{AVG} * T_D(3)$$

where  $T_D$  is Circuit delay and  $P_{AVG}$  is Average power dissipation.

## II. LITRATURE SURVEY

Low power consumption, high speed, and compactness are some of the main goals that the C-CMOS Full Adder Cell design strives to accomplish. These can be accomplished by the cell through the use of complementary metal-oxide semiconductor (CMOS) technology, which makes use of both PMOS (P-type Metal Oxide-Semiconductor) and NMOS (N-type Metal-Oxide-Semiconductor) transistors. The optimisation of multiple metrics, including power consumption, delay, area, and robustness against process variations, is a common focus of C-CMOS Full Adder Cells. To increase performance and efficiency, various circuit topologies, transistor sizes, and layout strategies are investigated. In the realm of integrated circuit design, research on the Conventional C-CMOS Full Adder Cell is still ongoing and is vital to the creation of effective digital systems.



Full Adder Truth table

INPUTS			OUTPUTS	
A	B	C <sub>in</sub>	SUM	CARRY <sub>OUT</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

**1. C-CMOS Full Adder Cell**

Based on the standard CMOS topology, the conventional C-CMOS 1-bit adder cell with 28 transistors is depicted in Fig. 1. Because so many transistors were used in the circuit's design, it has a high-power consumption and a longer propagation delay because the circuit's critical path includes five transistors in its forward path. The main benefit of this circuit design is that it produces full output voltage swing, which means it has a high noise margin and can operate reliably at low voltages. It also reduces short circuit current because it does not use complement of input signals.

Expression for sum and carry out

$$\begin{aligned} \text{Sum} &= A'.B'.C_{in} + A'.B.C_{in}' + A.B'.C_{in}' + \\ &A.B.C_{in} \quad (4) \\ &= (A \oplus B) \oplus C_{in} \quad (5) \end{aligned}$$

$$\begin{aligned} \text{Carry out (Cout)} &= A'.B.C_{in} + A.B'.C_{in} + \\ &A.B.C_{in} \quad (6) \\ &= A.B + B.C_{in} + C_{in}.A \quad (7) \\ &= (A \oplus B) C_{in} + (A \oplus B)' B \quad (8) \end{aligned}$$

Where A, B, and C<sub>in</sub> are the binary input bits representing the two numbers to be added and the carry-in bit, respectively, and S and C<sub>out</sub> are the binary output bits representing the sum and carry-out bit, respectively.




Fig.1. C-CMOS Full Adder Cell

(Conventional full adder cell)

### 2. Transmission Gate (16T) Full Adder Cell

The transmission gate is a parallel combination of nMOS and pMOS transistors with gates controlled by complementary voltages. An electrical switch known as a transmission gate is used to either selectively allow or prohibit signals. It consists of two gates: one that allows switching to occur and another that prevents it. The signal flows through when the gate is enabled and is blocked when it is disabled.

There are numerous benefits to building a full-adder circuit with a transmission gate. It first removes the requirement for any extra parts, like transistors or relays. Secondly, by shortening the signal path, power consumption is decreased and response times are improved. Thirdly, it makes switching operations quicker and design more effectively possible.

Expression for sum and carry out

Carry Propagate  $P = A \oplus B$

Carry Generate  $G = A \cdot B$

$$\text{Sum} = A' \cdot B' \cdot \text{Cin} + A' \cdot B \cdot \text{Cin}' + A \cdot B' \cdot \text{Cin}' + A \cdot B \cdot \text{Cin}$$

$$= \text{Cin} (AB + A' \cdot B') + \text{Cin}' (A' \cdot B + A \cdot B')$$

Let  $x = A \oplus B$ ,  $x' = A \odot B$

$$\text{Sum} = \text{Cin} \cdot x' + \text{Cin}' \cdot x = x \oplus \text{Cin}$$

$$= P \oplus \text{Cin}$$

$$\text{Carry Out (Cout)} = A \cdot B + B \cdot \text{Cin} + A \cdot \text{Cin}$$

$$= AB + \text{Cin}(A+B)$$

$$= G + P \cdot \text{Cin}$$




Fig.2. Transmission Gate




Fig .3. Full adder circuit using transmission gates

**3. PERFORMANCE TABLE**

SR. NO	Parameter	CMOS	TGL
1	Technology	90nm	90nm
2	Supply Voltage	1.2V	1.2V
3	Power	1037nw	715.7nw
4	Layout Area	128.32 $\mu m^2$	85.42 $\mu m^2$

#### 4. RESULTS

Using 90nm technology in the cadence tool, a Transmission Gate (16T) Full Adder Cell has been designed and optimized to boost the power. The device's numerous parameters are restrictions and minimal parameter changes result in the modified power. Additional resizing is carried out by utilizing theoretical values. Additionally, it illustrates how changing the W/L ratios of MOSFETs, as indicated in, decrease the area of the circuits.



Fig.3. Output

#### 5. CONCLUSION

The Virtuoso tool was used to generate simulation results for two complete adder circuits that were discussed in this paper. The results were then compared with adder circuits that are currently in use at 90nm CMOS technology. The simulation results show that, in comparison to a c-cmos full adder cell, which has a power saving of 1037nw, the suggested designs have achieved a maximum power saving of 715.7nw.

#### 6. REFERENCES

- [1] Ashish Kumar Yadav , Bhavana P. Shrivatava, Ajay Kumar Dadoriya “ Proceeding International conference on Recent Innovations in Signal Processing and Embedded Systems (RISE -2017) 27-29 October,2017”.
- [2] Partha Bhattacharyya, Senior Member, IEEE, Bijoy Kundu, Sovan Ghosh, Vinay Kumar, Member, IEEE, and Anup Dandapat, Member, IEEE “IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEM”
- [3] Mehedi Hasan, Md. Jobayer Hossein, Mainul Hossain, Hasan U. Zaman, Senior Member, IEEE and Sharnali Islam “Citation information: DOI 10.1109/TCSII.2019.2940558, IEEE Transactions on Circuits and Systems II: Express Briefs”
- [4] Salam Surjit Singh ,Dolly Leishangthem ,Md. Nasiruddin Shah ,Biraj Shougaijam “ Fourth International Conference on Electronics, Communication and Aerospace Technology (ICECA-2020)”.
- [5] Venkata Rao Tirumalasetty & Madhusudhan Reddy Machupalli (2019) Design and analysis of low power high-speed 1-bit full adder cells for VLSI applications, International Journal of Electronics, 106:4, 521-536, DOI: 10.1080/00207217.2018.1545256.
- [6] A. M. Shams, T.K. Darwish, and M. A. Bayoumi, “Performance analysis of low-power 1-bit CMOS full adder cells,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 1, pp. 20–29, Feb. 2002
- [7] RamakrishnaReddy Eamani , Vinodhkumar Nallathambi ,Sasikumar Asaithambi, Indonesian Journal of Electrical Engineering and Computer Science(2023),DOI: 10.11591/ijeecs.v31.i1.pp134-142.
- [8] Jyoti Kandpal, Abhishek Tomar, Mayur Agarwal ,Design and implementation of 20-T hybrid full adder for highperformance arithmetic applications, <https://doi.org/10.1016/j.mejo.2021.105205> (2021).
- [9] M Arunkumar Yadhav, Deepa, 2021 International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT) , DOI: 10.1109/RTEICT52294.2021.9574023
- [10] H. A. Mahmoud and M. A. Bayoumi, "A 10-transistor low-power high-speed full adder cell," 1999 IEEE International Symposium on Circuits and Systems (ISCAS), Orlando, FL, USA, 1999, pp. 43-46 vol.1, doi: 10.1109/ISCAS.1999.777801.