

# Design of 6T SRAM with 8T Self-gating Ternary CAM cell using XOR logic

V. Raghavendran<sup>1</sup>, R. Raja Mani<sup>2</sup>, R. Ajjai Aravind<sup>3</sup>

<sup>1</sup>Lecturer, Department of Electronics and Communication Engineering,

<sup>2</sup>Head of the Department, Department of Electronics and Communication Engineering,

<sup>1,2</sup> Lakshmi Ammal Polytechnic College, Kovilpatti, Tamilnadu, India

<sup>3</sup> Software Engineer, embed UR system (India) Pvt Ltd, Chennai

## Abstract

To reduce the power consumption of the TCAM cell when we search the data. Most memory devices store and retrieve data by addressing specific memory location. As a result this path often becomes the limiting factor for the systems that rely on fast memory access. In this paper to design six transistors based SRAM design with eight transistors of two side self gating TCAM and to design four transistors using transmission gate logic function of XOR based TCAM. This design is to increase the matched line search process and to reduce the overall dynamic power consumption level of TCAM array design. Our proposed work is to design CMOS based RAM and Ternary CAM memory architecture. This design is used to find matched line data effectively and to reduce the leakage power level for match line searching process. To design transmission gate logic for matched line searching process. This process is to apply the TCAM cell architecture and to reduce the dynamic power consumption. Our work is to analysis the data store and search, data matching operation and to maintain the input voltage level then to optimize the Vdd to ground power leakage level. This system is used to identify the input data and search data then to manage the data matching level to improve the matched line data searching process. Proposed system is to consume less power and also reduce the leakage power level and less area consumption. This system is to require less external voltage sources. This system is no need to register element separately.

*Keywords - Content Addressable Memory(CAM), Ternary CAM, XOR type CAM cell, Static Random Access Memory (SRAM), Low Power.*

## I. INTRODUCTION

Content addressable memory (CAM) is an application specific memory that allows entire contents to be searched within a single clock cycle. CAM is a special type of computer memory used in very high speed searching applications [1]. An efficient hardware solution to perform table lookup is the ternary content addressable memory (TCAM). A TCAM can be used as a co-processor for the network processing unit to load the table lookup task. Ternary content addressable memory is a hardware based parallel lookup table with bit level masking capability. A special logic unit named multiple match resolver is required to resolve the best candidate if more than one words indicate a "match". They are attractive for applications such as packet forwarding and classification in network routers [4]. The main contribution of this work is divided in two parts: (i) Reduction in match line sensing energy and (ii) static power reduction techniques. The match line sensing energy is reduced by employing (i) positive feedback match line sense amplifier (MLSA), (ii) low capacitance comparison logic and (iii) low power match line segmentation techniques [3].

TCAM memory which is combined with RAM memory design called hybrid memory to enhance the performance level while searching data from memory. In this paper we implement the new form of hybrid memory design of RAM with TCAM in renaming and recovering the data [2]. Ternary content addressable memory is a hardware search engine that is much faster than modified algorithmic approaches for search intensive applications. By this we can search required address for single clock period. With the help of TCAM architecture we can optimize the page allocation in RAM [5].

Binary CAM (BCAM) is the simplest type of TCAM which uses data search words consisting entirely of 1s and 0s [1]. Ternary TCAM (TCAM) allows a third matching state of "X" or "don't care" for one or more bits in the stored data word thus adding flexibility to the search [2]. For example a ternary CAM might have a stored word of "10XX0" which will match any of the four search words "10000", "10010", "10100" or "10110".






Fig. 3 Two-Side Self-Gating Ternary CAM array





Fig. 4 Proposed circuit of 6T based SRAM

The match line process is to check the CAM data register and RAM data register value. The clock function is to control the output matched line row and to get the content address [4]. This matched line process is mainly focused by the TCAM cell array input data storage [5]. The final output is to identify the content address effectively and to increase the ML check process time. Then to consider the power consumption level and to check the match line delay time also. Area consumption is depends on optimization of MOS transistors count level. Sparse clustered networks uses content addressable memories [7].

### III. SINGLE TERNARY CAM CELL


TCAM cell includes mainly three components. First one is the CAM cell next is the mask cell and last the evaluation logic. Fig. 5 shows a typical schematic of a single ternary CAM cell. One of the main features of TCAM is that it can store three states “0”, “1” and “X”. But in binary CAM it can store only two states “0” and “1”. The mask bit (M) and stored data (D) inside the CAM cell determines the state of the CAM cell. If M = 0 there is always a match without considering the search data and if M = 1 then it will be a normal match based on the search data and stored data.



**Fig.5 Schematic of a 4T-Ternary CAM cell**


#### IV. RESULT ANALYSIS

Proposed system is implemented using TANNER version 13.0 back-end EDA tool is used for simulation. S-Edit (Schematic Entry), W-Edit (Waveform view and analysis) and T-Spice (Tanner Spice) is used for circuit simulation.




**Fig. 6 Schematic entry of 6T based SRAM design**

Fig.6 represented as schematic entry of six transistors based Static RAM design using S-Edit of TANNER version 13.0 simulators.




**Fig. 7 Schematic entry of 8T based Ternary CAM design**

Fig.7 denoted as schematic entry of eight transistors based single TCAM cell design using S-Edit of TANNER version 13.0 simulators.




**Fig. 8 Schematic entry of 4T based Ternary CAM design**

Fig.8 represented as schematic entry of four transistors based single TCAM cell design using S-Edit of TANNER version 13.0 simulators.




**Fig. 9 Schematic entries of 4x4 TCAM cells with MLSA**

Fig.9 concluded as a schematic design of 4x4 TCAM cell with match line sense amplifier and scan based enable function using S-Edit of TANNER version 13.0 simulators.



**Fig.10 Power consumption of 4x4TCAM cell (8T based)**



**Fig.11 Power consumption of 4x4TCAM cell (4T based)**

Fig.10 and Fig.11 concluded as a power consumption of 4x4 TCAM cell of 8T and 4T based TCAM respectively using T-SPICE and W-Edit of TANNER version 13.0 simulator.

## V. PERFORMANCE COMPARISON

Simulation parameters	Single TCAM Cell	Single TCAM cell	4x4 TCAM array	4x4 TCAM array
Supply Voltage	5V	5V	5V	5V
Power consumption	70 $\mu$ W	540pW	70mW	17mW
Area consumption	200 $\mu$ m <sup>2</sup>	100 $\mu$ m <sup>2</sup>	100 mm <sup>2</sup>	78.5 mm <sup>2</sup>
Optimization of transistor count level	8	4	400	314

From the comparison table itself we can see the significant reduction in number of transistors, power consumption and area consumption.

## VI. CONCLUSION

In this paper design of XOR based content addressable memory (CAM) has been presented. It is a very low power Ternary content addressable memory (TCAM) cell. Ternary content addressable memory (TCAM) is suitable for low power applications where frequent and parallel look-up operations are required [2]. In a conventional TCAM array each entry consists of a tag that if matched with the input points to the location of a data word in a static random access memory (SRAM) block. The actual data of interest are stored in the SRAM and a tag is simply a reference to it. Therefore when it is required to search for the data in the SRAM it suffices to search for its corresponding tag. Consequently the tag may be shorter than the SRAM data and would require fewer bit comparisons. Simple and fast updates can be achieved without retraining the network entirely. Depending on the application non uniform inputs may result in higher power consumption but does not affect the accuracy of the final result. NOR type architecture was also implemented in the same process technology.

## REFERENCES

1. Naoya Onizawa, Shoun Matsunaga, Vincent.G.Gaudet, Warren J.Gross and Takahiro Hanyu, Members IEEE, "High Throughput Low Energy Self Timed CAM based on Reordered Overlapped Search Mechanism", IEEE Transactions on Circuits and Systems-I:Regular papers, Volume 61, No 3, March 2014, pp. 865-876.

2. Yen-Jen Chang, Kun-Lin Tsai and Hsiang-Jen Tsai, Members IEEE, "Low Leakage TCAM for IP Look-up using Two-Side Self-Gating", IEEE Transactions on Circuits and Systems-I, Regular papers, Volume 60, No 6, June 2013, pp. 1478-1486.
3. Salvador Petit, Rafeal Ubal, Julio Sahuquillo and Pedro Lopez, Members IEEE, "Efficient Register Renaming and Recovery for High Performance Processors", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 22, No 7, July 2014, pp. 1506-1514.
4. Anh-Tuan Do, Shoushun Chen, Zhi-Hui Kong and Kiat Seng Yeo, "A High Speed Low Power CAM with a Parity bit and Power Gated ML Sensing", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 21, No 1, January 2013, pp. 151-156.
5. Shun-Hsun Yang, Yu-Jen Huang and Jin-Fu Li, "A Low Power Ternary Content Addressable Memory with Pai-Sigma Match Lines", IEEE Transactions on Very Large Scale Integration(VLSI) Systems, Volume 20, No 10, October 2012, pp. 1909-1913.
6. Hooman Jarollahi, Naoya Onizawa, Vincent Gripon and Warren J.Gross, "Reduced Complexity Binary Weighted Coded Associative Memories", ©2013 IEEE, pp. 2523-2527.
7. Hooman Jarollahi, Naoya Onizawa, Vincent Gripon and Warren J.Gross, "Architecture and Implementation of an Associative Memory using Sparse Clustered Networks", ©2012 IEEE, pp. 2901-2904.
8. Nen-Fu Huang, Whai-En Chen, Jian-Yu Luo and Jun-Min Chen, "Design of Multi-field IPv6 Packet Classifiers Using Ternary CAMs," ©2001 IEEE, pp. 1877-1881.
9. Yen-Jen Chang, Member IEEE, "Don't Care Gating (DCG) TCAM design used in network routing table," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Volume 18, No 11, November 2010, pp. 1599-1607.
10. B.D.Yang and L.S.Kim, Members IEEE, "A Low-Power CAM using Pulsed NAND-NOR match line and charge-recycling search line driver", IEEE Transactions on Solid State Circuits, Volume 40, No 8, August 2005, pp. 1736-1744.

