# Design of Area Efficient Complex Number Multiplier Using Vedic Multiplication 

Shekar.R ${ }^{1}$, Vigneshwaran. ${ }^{2}$, Senthil Kumar.K.K ${ }^{3}$<br>${ }^{1}$ UGStudent, Electronics and Communication Engineering, Prince Shri Venkateshwara<br>Padmavathy Engineering College, Tamil Nadu, India<br>${ }^{2}$ UGStudent, Electronics and Communication Engineering, Prince Shri Venkateshwara<br>Padmavathy Engineering College, Tamil Nadu, India<br>${ }^{3}$ Associate Professor, Electronics and Communication Engineering, Prince Shri<br>Venkateshwara Padmavathy Engineering College, Tamil Nadu, India


#### Abstract

In this paper, an area reduced multiplier design is conferred. This structure is based on ancient algorithm of Vedas, proposed within the Vedic mathematics scripture of Sri Bharati Krshna Tirthai Maharaja. Complex number multiplication is a very important numerical operation to be performed with fast and less power utilization in frameworks like Digital Signal Processing. Hence in this paper, a design is proposed for a vedic real multiplier based on urdhva tiryakbhyam sutra of Indian Vedic mathematics. The partial product and also sums are produced in few stages that decreases the carry propagation from LSB to MSB. In the proposed design we have reduced the amount of logic gates (area), hence reducing the power consumed. Finally, the effect of the Vedic multiplication is contrasted with array multiplication.


Keywords: Vedic real multiplier, Urdhva Triyakbhyam sutra, complex multiplier, FPGA, area efficient architecture, array multiplier

## 1. INTRODUCTION

Multiplication based operations are some of the commonly used functions, at present actualized in numerous Digital Signal Processing (DSP) application, for example, digital image processing, arithmetic Logic Unit (ALU) of Microprocessors, convolution and filters. The delay increases for multiplication of higher bit numbers, so the development of a less delay with low power multiplier design is necessary. Moreover, the data in DSP units are in the form of complex numbers which further increase the design requirement for building a multiplier with low power and high speed.

Conventional array multiplier occupies more area and consumes a lot of power due to the large number of full adders. Since the carry is being propagated to next full adder the delay of array multiplier is high. One way to improve the speed as well as to reduce the power is to employ the ancient methods of mathematics known as Vedic mathematics. The word Vedic in Sanskrit means store-house of knowledge. The Vedic mathematics offers shortcuts to quickly perform the arithmetic operations. There is a total of 16 vedic sutras or formulas and 13 sub-sutras to perform different mathematical operation. For performing the multiplication operation there are two sutras- urdhva tiryakbhyam and nikhilam sutra. Out of this two, the urdhva tiryakbhyam sutra is discussed in this paper to design a multiplier and compared the speed and area with array multiplier. Complex number multiplication using Vedic multiplier is proposed and contrasted with array multiplier.

The paper is organized as follows. In section 2, demonstrate the $2 \times 2$ and $4 \times 4$ Vedic multiplier architectures of proposed architecture. Section 3 tells about the complex number multiplication using Vedic multiplier. The results and comparisons are included in section 4, while section 5 contains conclusion.

## 2. VEDIC MULTIPLIER

### 2.1 2X2 bit Vedic Multiplier

Consider two 2-bit numbers $X$ and $Y$ where $A=a 1 a 0$ and $B=b 1 b 0$. Initially, the least significant bits (LSB) a0 and b0 is multiplied which gives the LSB ( s 0 ) of the final product. Then, the LSB of the multiplicand a 0 is multiplied with the next higher bit of the multiplicand b 1 . The result gives second bit s1 of the final product and carry c1 which was generated gets added with the partial product obtained by multiplying the most
significant bits a 1 and b 1 to give the sum s 2 and carry c 2 . The sum s 2 is the third bit and carry c 2 becomes the fourth bit of the final product.


Fig -1: Block diagram of 2x2 Multiplier

$$
\begin{align*}
s_{0} & =a_{0} b_{0}  \tag{3.1}\\
c_{1} s_{1} & =a_{1} b_{0}+a_{0} b_{1}  \tag{3.2}\\
c_{2} s_{2} & =c_{1}+a_{1} b_{1} \tag{3.3}
\end{align*}
$$

The final result will be c2s2s1s0.

### 2.2 4x4 Vedic multiplier

The proposed block diagram of 4X4 vedic multiplier is shown in figure 2.2. To get the final product, 4 two-bit Vedic multipliers are used and three 4-bit ripple carry adders are required. In this proposal, the first 4-bit RC adder is used to add two 4-bit operands obtained from cross multiplication of the middle 2X2 bit multiplier modules. The second 6-bit RC adder is used to add two 4-bit operands, i.e., concatenated 4-bit (" 00 " \& most significant two output bits of right hand most of 2 X 2 multiplier module) and one 4 -bit operand we get as the output sum of hand most of 2 X 2 multiplier module. The 8 X 8 bit multiplier is constructed using four 4 bit multipliers and 16X16 bit multiplier is constructed using four 8 bit multipliers and so on.


Fig -2: Block diagram for $4 \times 4$ Multiplier

### 2.2.1 Algorithm for 4X4 bit vedic multiplier Using Urdhva Tiryabhyam two Binary numbers

$\mathrm{CP}=$ Cross Product (Vertically and Crosswise)

$$
\begin{array}{ll}
\text { X3 X2 X1 X0 } & \text { Multiplicand } \\
\text { Y3 Y2 Y1 Y0 } & \text { Multiplier }
\end{array}
$$

P7 P6 P5 P4 P3 P2 P1 P0 Product
PARALLEL COMPUTATIONAL METHODOLOGY

1. $\mathrm{C} 0 \rightarrow \mathrm{a} 0=\mathrm{a} 0 * \mathrm{~b} 0$
2. $\mathrm{C} 1 \rightarrow \mathrm{a} 1 \mathrm{a} 0=\mathrm{a} 1 * \mathrm{~b} 0+\mathrm{a} 0 * \mathrm{~b} 1$
b1 b0
3. $\mathrm{C} 2 \rightarrow \mathrm{a} 2 \mathrm{a} 1 \mathrm{a} 0=\mathrm{a} 2 * \mathrm{~b} 0+\mathrm{a} 0 * \mathrm{~b} 2+\mathrm{a} 1 * \mathrm{~b} 1$ b2 b1 b0
4. $\mathrm{C} 3 \rightarrow \mathrm{a} 3$ a $2 \mathrm{a} 1 \mathrm{a} 0=\mathrm{a} 3 * \mathrm{~b} 0+\mathrm{a} 0 * \mathrm{~b} 3+\mathrm{a} 2 * \mathrm{~b} 1+\mathrm{a} 1 * \mathrm{~b} 2$ b3 b2 b1 b0
5. $\mathrm{C} 4 \rightarrow \mathrm{a} 3 \mathrm{a} 2 \mathrm{a} 1=\mathrm{a} 3 * \mathrm{~b} 1+\mathrm{a} 1 * \mathrm{~b} 3+\mathrm{a} 2 * \mathrm{~b} 2$ b3 b2 b1
6. $\mathrm{C} 5 \rightarrow \mathrm{a} 3 \mathrm{a} 2=\mathrm{a} 3 * \mathrm{~b} 2+\mathrm{a} 2 * \mathrm{~b} 3$ b3 b2
7. $\mathrm{C} 6 \rightarrow \mathrm{a} 3=\mathrm{a} 3 * \mathrm{~b} 3$
b3
Where $\mathrm{Cn}=$ Cross Product, $\mathrm{n}=0,1,2,3,4,5,6$
8. COMPLEX NUMBER MULTIPLICATION USING VEDIC MULTIPLICATION

Consider two complex numbers

$$
\begin{align*}
& a=a r+j a i ;  \tag{3.4}\\
& b=b r+j b i \tag{3.5}
\end{align*}
$$

$$
\begin{gather*}
p r+j p i=a b=(a r+j a i) *(b r+j b i) ;  \tag{3.6}\\
p r=(a r b r-a i b i)  \tag{3.7}\\
p i=(a r b i+a i b r) \tag{3.8}
\end{gather*}
$$

Where pr and pi represents the real part and imaginary part of the final product p , respectively. The above equations can be alternatively writer as follows

$$
\begin{align*}
& p r=a r b r-a i b i=a r(b r+b i)-(a r+a i) b i  \tag{3.9}\\
& p i=a r b i+a i b r=a r(b r+b i)+(a i-a r) b r \tag{3.10}
\end{align*}
$$

Fig -3: Three real Vedic Multipliers solution architecture for multiplication of two complex numbers
This reduces the number of multiplications from 4 to 3 nxn vedic multiplier as shown in figure

## 4. SIMULATION RESULTS

The basic $16 \times 16$ bit vedic multiplier is implemented in Xilinx Verilog 9.1 and extended to complex number multiplication. The simulation result of two complex number $(11+\mathrm{j} 5)$ and $(5+\mathrm{j} 2)$ is shown the figure. The array and vedic multiplier are compared in terms of number of slices and delay. From the table 4.1, there is a
decrease in the area and delay of the Vedic multiplier by $40 \%$ ．


Fig－4．：Simulation result of Vedic complex multiplier using four real multipliers solution

The below table represent the comparison of array and vedic multiplication of complex number．
Table－1：Comparison between array and vedic architecture of complex number

| Parmeters | Arrep 15 | Varicl16 | Pexcritag Inprovenat | Amar 8 | Vedics | Parcartage <br> Impwanent |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pathoelby | 46180）${ }^{\text {ns }}$ | 23.74 rs | 48.45 <br> ｜terazas｜ | 2955505 | 17．4428 | 4708\％ <br> （darrase） |
| Nirber of Sice ｜（UJ） | 263utaf <br> 4655 <br> 5 | 185 oitof 4556 3苦 | 3154 <br> （Hecraze） | 970 otof <br> 4655 <br> 现 | 44 outof 4656 源 | 54．5\％ <br> （barease｜ |
| Nimber of tonjef 102s | $\begin{aligned} & 64 \\ & 190 \\ & 33 \% \\ & \hline \end{aligned}$ | 64 ontof 198 30\％ | － | $\begin{aligned} & 320 . t \text { of } \\ & 150 \\ & 168 \\ & \hline \end{aligned}$ | 32 outof 150 15\％ | ＝ |

## 5．CONCLUSION

This paper has conferred a design of vedic multiplier based on urdhva tiryakbyam sutra of vedic mathematics．A unique complex number multiplication multiplier design based on formulas of the ancient Indian Vedic mathematics which is extremely suitable for high speed complex arithmetic circuits that are having wide application in VLSI signal processing is presented．The reduction within delay is attributed to the diminished consumption of area by the designed multiplier that possess quite lesser number of internal blocks．Our results show that the multiplier based on Urdhva Tiryakbhyam sutra is much more efficient than the standard multiplier in the area occupied．

## 6．REFERENCE

［1］．Deshmukh，Amol P Thakre，Yashkumar．（2014）．＂Design of 6 Bit Vedic Multiplier using Vedic Sutra＂ International Journal of Engineering Research \＆Technology（IJERT），2014，pp．359－365．
［2］．Saha，P．，Banerjee，A．，Bhattacharyya，P．，and Dandapat，A．，＂High speed ASIC design of complex multiplier using vedic mathematics，＂Proc．IEEE Students＂Technology Symposium（TechSym）， pp．237－241，Jan 2011.
［3］．Jagadguru Swami Sri Bharti Krishna Tirthaji Maharaja＂Vedic Mathematics or Sixteen Simple Mathematical Formulae from the Veda，Delhi（1965）＂，Motilal Banarsidas Varanasi，India．
［4］．Kumar，Aniket．（2017）．COMPARATIVE ANALYSIS OF VEDIC \＆ARRAY MULTIPLIER．8．17－ 27.
［5］．Tiwari，H．D，Gankhuyag，G．，Kim，C．M．，and Cho，Y．B．＂Multiplier design based on ancient Indian Vedic Mathematics，＂Proc．IEEE International SoC Design Conference（ISOCC’08），Vol．2，pp．65－68， 2008.

