Fast FPGA Routing Approach Using Stochestic Architecture

MITESH GURJAR¹, NAYAN PATEL²

¹ M.E. Student, VLSI and Embedded System Design, GTU PG School, Ahmedabad, Gujarat, India. ² Professor, Sabar Institute of Technology for Girls, Ahmedabad.

ABSTRACT

In this thesis I am going to reconfigure the hardware and connect each an every block in FPGA for improve FPGA performance much faster and try to overcome power consumption issue using Stochestic Architecture. In this Architecture will connect each un-routed blocks, by providing nearest routing path related to the CLB configuration. For this configuration use wire or microcell over these connection, so it perform much accurate and remove un-wanted connections inside the Routing connection.

Design Fast FPGA performance, so I want to make Routing connection maximum shortest path and connect all switch or block connection using Cross-bar Algorithm, so make routing more accurate, improve connection of block ratio, reduce area, Time, power according to the configuration .I try to reduce clock delay and frequency, so ultimately performance of FPGA also increase and perform much faster, and finally Dump on FPGA Hardware.

Keyword: - Global Detailed Routing , Computer-aided design (CAD), Field programmable gate array (FPGA) architecture, Stochestic, FPGA routing.

1. INTRODUCTION

The appearance of FPGAs, in recent years, has resulted in enormous possibilities for the implementation of sophisticated algorithms of high complexity, in a variety of important applications, by using low-cost, very efficient, high-speed, reconfigurable hardware. However, research effort towards the applications of FPGAs for higher-order statistics computations has not yet been reported.

The objective of this project is to design an FPGA based reconfigurable processor for the computation of higher order cross moments. A high-level design approach is adopted to realize the matrix multiplier based algorithm for the computation of higher order cross moments in hardware i.e. FPGA. These advantages, which are attributable to the user-programmability of FPGAs , provide a faster time-to-market and less pressure on designers, because multiple design iterations can be done quickly and inexpensively.

However, user-programmability also has drawbacks: the logic density and speed performance of FPGAs is considerably lower than those of the alternatives. While developments over the last few years have shown significant improvements in FPGAs, much research is still needed before the best FPGA designs are discovered.

1.1 FPGA ARCHITECTURE

FPGA Architecture depicts a basic island-style FPGA. Each LB has a capacity, which represents the number of lookup tables (LUTs) and flip-flops that can be contained therein. LBs connect to wire segments through programmable switches in the connection blocks (CBs). Wire segments connect to other wire segments using programmable switches in the SBs. Connections between LBs are made by turning on the appropriate switches in the SBs and CBs.



1.2 COMPARITION OF SWITCH BLOCKS

In each Switch Block, each incoming track can be connected to three outgoing tracks. The topology of each block, however is different. The difference between the blocks is exactly which three outgoing tracks each incoming track can be connected. In Disjoint block, the switch pattern is "symmetric", in that if all the tracks are numbered as shown in Figure , each track numbered 'i' can be connected to any outgoing track also numbered.

This means that the routing fabric is divided into "domains"; if a wire is implemented using track 'i', all segments that implement that wire are restricted to track 'i'. For example, an incoming signal to switch block at track 1 can only connect to track 1 in adjacent channels. This partitions the routing fabric into W subsets, and thus results in reduced routability compared to other switch blocks.

In the Universal block, the focus is on maximizing the number of simultaneous connections that can be made using the block. The Wilton switch block is same as Disjoint, except that each diagonal connection has been rotated by one track. This reduces the domains problem and results in many more routing choices for each connection.



Fig -2: : Two Possible Routes of a Wire using Disjoint block

1.3 SIGNIFICANCE OF ROUTING

In current FPGAs, the most of the tile area is devoted to routing resources and most of the delay of circuits implemented on FPGAs is due to routing. Various routing architecture features such as Fs, Fc, I, the connection blocks, and the switch blocks have a significant impact on the performance and the achievable logic density. In addition, the routing buffers and the programmable connections are also an important factor in determining an FPGA's speed and logic density. Thus, the development of better routing architectures is critical.

1.4 FPGA CAD(Computer Aided Design Tool) FLOW

Designing with FPGAs is much the same as with any other technology. The Computer Aided Design (CAD) software provided by the FPGA vendor (or a third party) is used to convert the given digital circuit (schematic or a high level description in VHDL or Verilog) into a stream of bits, which is then used to program the FPGA. A typical CAD flow employed by most commercial FPGA tools.

A circuit description (normally in high level hardware description language) is first converted to a netlist of basic gates using a process called Synthesis. This netlist of gates is then passed through a technology independent logic optimization process to reduce the number of gates.

Each logic block is then assigned a physical location on the FPGA during the Placement. Finally the required connections are made using the programmable vertical and horizontal channels during the Routing phase.



Fig -3: Typical CAD Flow

2. STOCHESTIC ARCHITECTURE

- In Proposed work Design and Implement Effective Architecture for FPGA using Verilog HDL.
- In Routing use Globle route connection between each node and Design Architecture for same Routing signal.
- Using Stochastic model try to design each node and expand each un-routed connection between the Routing blocks, with use of wire and micro cell.
- Select specific track for same and Establish connection using Routing and wire and also update it on Route and connection.
- Design Route is specific and it match the output High .

Using this mode make multiple connection on different node and it will be also execute and operate all signal at same. It is the main Advantage of this model compare to other research .So multiple connection make Routing connection Reliable and it make system to accelerate for fast performance .The developed methods are tested referring to an architectural template that exposes most degrees of freedom that may be experienced in modern embedded systems.

The main aim is to optimize multi-processor systems, arbitrarily interconnected by means of custom-tuned communication structures . IP cores that can be used as building blocks, Memories, interconnect modules, I/O peripherals. Within the project a library of IPs has been collected and integrated, in order to allow the prototyping of almost completely arbitrarily heterogeneous architectures.



3. Results



Fig -5: MIPS code RTL Synthesis

											825,367.850 ns
Nam	ie	Value		824,000 ns	824,200 ns	824,400 ns	824,600 ns	824,800 ns	825,000 ns	825,200 ns	825,400 ns
1	dik 🖬	0	<u></u>								
1	rst_n	0									
	a mem_dati	00000000				000000000000000000000000000000000000000	000000000000011				
	🖌 reg_b[31:	00000000				000000000000000000000000000000000000000	100000000000000				J
	mem_add	00000000				000000000000000000000000000000000000000	000000000000000000000000000000000000000				
ĺι	memread	1									
1	memwrite	0									
1	clk	0									
1	rst_n	0									
	🚪 mem_dati	00000000				000000000000000000000000000000000000000	000000000000011				
	a reg_b[31:0	00000000				00000000000000000	10000000000000				
▶ .	🚪 mem_add	00000000				000000000000000000000000000000000000000	000000000000000000000000000000000000000				
1	memread	1									
1	memwrite	0									
	👌 instr_31_2	000000				000	00				
	instr_15_0	00000000				00000000	0000000				
٦.	zero_inte	0									
	aluopcod	010				01	þ				
1,	regdst_in	0									
٦,	regwrite_	0									
1	alusrca_ir	0									
٦,	memtore	0									
1	iord_inter	0									
1	irwrite_in	1									
	-										
			X1: 825,367.850 ns								

Fig -5: MIPS Simmulation Result

Device utilization summary				
Number of Slices	1334	4656	28%	
Number of Slice Flip Flops	1235	9312	13%	
Number of 4 input LUTs	1496	9312	16%	
Number of IOs	100			
Number of bonded IOBs	100	234	43%	
Number of GCLKs	11C	24	4%	

 Table 1: Device Utilization Summary

4. CONCLUSIONS

The main focus of this thesis has been the study of FPGA routing architectures with regard to the tradeoff among routability, area and speed performance. The 8-bit Fast FPGA Routing Stochestic Architecture for Design any logic approach using HDL, so the ssystem get minimum and nearest to CLB configuration. The Routing Verification and Testing are shown in the simulation Result. So using fast FPGA Routing design DSP and mathematical processes in different application. Theoretical methods have also been applied to study this issue, using a stochastic modelling approach that predicts, based on combinational analysis, the effect of flexibility on routability. The results of the work in the thesis provide new insights into the design of FPGA routing algorithms and routing architectures.

5. REFERENCES

[1] J. Swartz, V. Betz, and J. Rose, "A fast routability-driven router for FPGAs," in Proc. ACM/SIGDA FPGA, 1998, pp. 140–149.

[2] Y. Sankar and J. Rose, "Trading quality for compile time: Ultrafast placement for FPGAs," in Proc. ACM/SIGDA FPGA, 1999, pp. 157-166.

[3] R. Tessier, "Fast placement approaches for FPGAs," ACM *Trans.* Design Autom. Electron. Syst., vol. 7, no. 2, pp. 284–305, 2002.

[4] P. Maidee, C. Ababei, and K. Bazargan, "Fast timing-driven partitioningbased placement for island style FPGAs," in Proc. ACM/IEEE Design Autom. Conf., Jun. 2003, pp. 598–603.

[5] M. Gort and J. H. Anderson, "Accelerating FPGA routing through parallelization and engineering enhancements," *IEEE Trans. Comput.- Aided Design Integr. Circuits Syst.*, vol. 31, no. 1, pp. 61–74, Jan. 2012.

[6] V. Betz, A. Ludwin and K. Padalia, "High-quality, determinstic parallel placement for FPGAs on commodity hardware," in *ACM/SIGDA FPGA*, 2008.

[7] C. C. Wang and G. G. Lemieux, "Scalable and deterministic timingdriven parallel placement for FPGAs," in *ACM/SIGDA FPGA*, 2011.

[8] J. Madsen, T. K. Stidsen, P. Kjaerulf, and S. Mahadevan, "Multiobjective design space exploration of embedded system platforms," in *DIPES*, 2006, pp. 185–194.

[9] K. Keutzer, A. Newton, J. Rabaey, and A. Sangiovanni-Vincentelli, "System-level design: orthogonalization of concerns and platform-based design," *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, vol. 19, no. 12, pp. 1523 –1543, dec 2000.

[10] V. De, Y. Ye, A. Keshavarzi, S. Narendra, J. Kao, D. Somasekhar, R. Nair, S. Borkar, "Techniques for Leakage Power Reduction," in *Design of High Performance Microprocessor Circuits*, IEEE Press, NJ, 2001.

[11] A. Rahman and V. Polavarapuv, "Evaluation of Low-Leakage Design Techniques for Field Programmable Gate Arrays," Proc. of International Symposium on Field Programmable Gate Arrays, pages 23-30, 2004.