OPTIMAL DESIGN OF LOW COST REDUCED SWITCH MULTI LEVEL INVERTER

Muddasani Swathi 1, N. Kiran Kumar 2

1 Student, Dept of EEE, Vaageswari college of Engineering, Telangana, India
2 Asst.Prof, Dept of EEE, Vaageswari college of Engineering, Telangana, India

ABSTRACT
This paper presents optimal design of three-phase multilevel inverter for distributed power generation system using low frequency modulation and sinusoidal pulse width modulation as well. It is a modular type and it can be extended for extra number of output voltage levels by adding additional modular stages. The impact of the proposed topology is its proficiency to maximize the number of voltage levels using a reduced number of isolated dc voltage sources and electronic switches. Moreover, this paper proposes a significant factor which is developed to define the number of the required components per pole voltage level. A detailed comparison based on is provided. The Simulation have obtained using MATLAB software for analysis.

Keyword: - Low frequency modulation, multi-level inverter, multi-level inverter comparison factor, sinusoidal pulse-width modulation (SPWM), symmetrical DC power sources, three-phase.

1. INTRODUCTION

Multilevel inverters (MLIs) are finding increased attention in industries as a choice of electronic power conversion for medium voltage and high-power applications, because improving the output waveform of the inverter reduces its respective harmonic content and, hence, the size of the filter used and the level of electromagnetic interference (EMI) generated by switching action. Various multilevel inverter (MLI) structures are reported in the literature, and the cascaded MLI (CMLI) appears to be superior to other inverter topologies in application at high power rating due to its modular nature of modulation, control and protection requirements of each full bridge inverter (FBI). CMLI synthesizes a medium voltage output based on a series connection of power cells that use standard low-voltage component configurations. Most of the modulation methods developed for MLI is based on multiple-carrier arrangements with pulse width modulation (PWM). The carriers can be arranged with vertical shifts (phase disposition, phase opposition disposition, and alternative phase opposition disposition (APOD) PWM), or with horizontal displacements (phase-shifted carrier (PSC) PWM). Space-vector modulation (SVM) is also extended for the MLI operation, offers good harmonic performance. A few publications are available in the area of hybrid modulation to improve the performance of the MLI. In space-vector-based hybrid PWM technique is reported to reduce current ripple. This paper addresses the issue to reduce the switching loss of multilevel sinusoidal-modulation (MSPWM) schemes with low computational overhead. Also, it covers the methodology for equal power dissipation among the power devices, and the power modules. Architecture for Complex Programmable Logic Device (CPLD) implementation with only logical elements is presented adopting sequential switching hybrid-modulation (SSHM) algorithm with PWM circulation. Although only the five-level case is presented here, the proposed method can be equally applied to any number of voltage levels, any number of phases, and switching transitions.

Multi-level inverters have obtained great attention as a single stage inverter. Although, they need high number of components, but due to their advantages such as generating output voltage with extremely low distortion factor, low dv/dt, small output filter size, low electromagnetic interface, and low total harmonic distortion, still have great attention [1]–[6]. Practically, all of these advantages appear strongly as the number of dc-power sources increased as in the case of renewable energy systems. The general concept of is to utilize isolated dc sources or a bank of series capacitors to produce ac voltage waveforms with higher amplitude and near sinusoidal waveform. There are three
conventional types of named as neutral point diode clamped [7], flying capacitor [8], and cascaded H-Bridge [9]. Almost all of them are suffering from increased components number per level, and complex control architecture [9].

Among the different topologies for, they can be classified into two main categories:
1) Single dc-source inverter such as, and inverters;
2) multi-dc sources inverters such as inverter.

While, multi-dc sources inverter is divided into symmetrical and nonsymmetrical topologies. Principally, nonsymmetrical topologies produce more voltage levels compared to symmetrical topologies. Almost all of these topologies can be extended for more voltage levels by increasing the number of the primary configuration (basic cell). Many topologies were presented in the last decade focusing on minimizing the basic multilevel topologies drawbacks. The author in [1] presented a topology named multilevel dc link. It consists of a group of basic cells connected in series configuration. Each cell produces 0 voltage across the connected cells, there is an H-bridge to change the polarity of the synthesized voltage. The required number of active switches for output voltage levels is for the inverters. However, this topology requires increased number of components compared to the conventional topologies, and high voltage stresses. However, in [2], the authors presented a topology named transistor-clamped H-bridge. The primary cell can produce five-levels per pole in the output voltage. However, it suffers also from the increased components counts, requirements of electrolytic capacitors, complex control methodology.

On the other hand, in [5], the authors presented three-phase asymmetrical multi-level cascade inverter. The output voltage levels synthesized by series connected cells like in [1]. For two cells configuration, it produces four levels per pole 0, 2E, 4E, 6E. However, instead of using H-bridge to getting the opposite voltage polarities as in [1], it uses simply the phase shift relationship between the three legs, by subtract each leg's voltage with the neighboring one to produce the line voltage, the same subtraction idea was presented in [4].

This paper is tackling to reduce the components count compared with the conventional and the addressed MLI topologies in the literature with keeping the same pole voltage levels number. This leads to reduced inverter size, minimized switching losses, low conduction losses, and simple control architecture.

In addition, a comparison strategy based on components per level factor has been proposed in this thesis. This factor is used to define the required components to produce one voltage level across the output pole. Therefore, it acts as a comparison tool that is describing how the different topologies of fully utilize their components. This factor is defined in (1). If this factor has a high value, this indicates that a large number of components counts are required to produce one pole voltage level and vice versa. Therefore, the research target is to decrease this factor.

\[ F_{cp} = \frac{N_C + N_D + N_{SW} + N_{PS} + N_{ID} + N_X}{N_{pole}} \]  

(1)

![Block diagram of proposed system](image)

2. MULTI-LEVEL INVERTER TOPOLOGIES

There are three well-known types of multilevel inverters the neutral point clamped (NPC) multilevel inverter, the flying capacitor (FC) multilevel inverter, and the cascaded H-bridge (CHB) multilevel inverter. The NPC multilevel inverter, also called diode-clamped, can be considered the first generation of multilevel inverter which was a three-level inverter. The three-level case of the NPC multilevel inverters has been widely applied in different industries. Unlike the NPC type, the FC multilevel inverter offers some redundant switching states that can be used to regulate
the capacitors voltage. However, the control scheme becomes complicated. Moreover, the number of capacitors increases by increasing the number of voltage levels.

In the symmetric topology, the values of all of the dc voltage sources are equal. This characteristic gives the topology good modularity. However, the number of the switching devices rapidly increases by increasing the number of output voltage level. In order to increase the number of output voltage level, the values of the dc voltage sources are selected to be different, these topologies are called asymmetric. The CHB multilevel inverters have been industrially employed in several applications fields such as pump, fans, compressors, etc.

In addition, they have recently been proposed for other applications like photovoltaic power-conversion system and wind power conversion.

The general three topologies of MLI are

2.1 Half-Bridge NPC Topology
This topology consists of a neutral point clamped (NPC) leg composed of eight transistors in series. The additional voltage levels are provided either by clamping the series of the dc-link capacitors with diodes or by employing flying capacitors.

2.2 Cascaded Full-Bridge Topology
Another possibility to provide a multilevel output voltage is to connect in series multiple full-bridge structures. This solution needs several independent dc sources, i.e., multiple PV strings or transformers with multiple second arise and rectifiers. This requirement limits the adoption of this topology. A different approach, employing a transformer, allowed connecting in series various full-bridge structures using a single dc supply. The cascaded full-bridge allows multiple PWM strategies, i.e., carrier-based modulations or space-vector approaches. In the field of carrier-based PWM, unipolar and hybrid modulations can be applied.

3. HYBRID MULTI-LEVEL TOPOLOGY
Multilevel converters are nowadays widely adopted; the basic idea is that the dc-link voltage can be split between different capacitors, which can provide intermediate voltage levels between the reference potential and the dc-link voltage. The CHB multilevel inverters have been industrially employed in several applications fields such as pump, fans, compressors, etc. In addition, they have recently been proposed for other applications like photovoltaic power-conversion system and wind power conversion. The topologies discussed previously are the conventional topologies. Many other multilevel inverter topologies have been introduced in recent years. One of the topologies is the modular multilevel inverter. This topology is simpler than the cascaded four-switch H-bridge-based inverter and has several advantages, such as modular extension to any number of levels and redundancy. However, the topology does not consider reduction in the number of components used. Other multilevel inverter topologies have been introduced. The multilevel inverter presented is based on symmetric topology and uses series/parallel connection of the dc voltage sources. This topology uses lower number of switches in comparison with the symmetric CHB multilevel inverter. The topologies presented, consider reduction in the components. These topologies are basically based on asymmetric topologies; hence, the used dc voltage sources have different values.

4. PROPOSED SYMMETRICAL TOPOLOGY
A new modular three-phase with reduced components count is proposed and studied in this paper. The suggested three phase symmetrical inverter is shown in Fig. 4.1 (a) Each arm consists of series connection of basic cells with a series connected switch, for example arm A is consists of one cell connected in series with switch $Q_1$. 

3280 www.ijariie.com 82
Adding the common dc voltage source in to each arm forms the pole, creating the pole voltages. Adding the common dc voltage source in to each arm forms the pole, creating the pole voltages. In order to obtain the zero state pole voltage another switch Q2. is added to the pole, similarly Q4 and Q6 for pole. Fig. 4.1(b) shows the primary basic cell, where each cell consists of two switches S1 and S2 and single dc voltage source. The two switches operate in a complementary fashion. Therefore, each cell can produce two voltage levels 0 and E, when S1 in ON-STATE, zero voltage is produced across the cell terminals, and when S2 in ON-STATE, E volt is applied across the cell terminals. Furthermore, using only one cell per each pole and applying suitable control signals to the S1, S2, Q1 and Q2 three voltage levels per pole (i.e., 0, E, 2E) are produced. The output pole voltage for cells connected in series configuration is shown in Fig. 4.1 (c).

**TABLE I: Various switching states and corresponding output voltages**

<table>
<thead>
<tr>
<th>Switching state</th>
<th>Switch</th>
<th>Basic-unit output voltage</th>
<th>Pole voltage (V_{pol})</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ON</td>
<td>OFF</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>OFF</td>
<td>ON</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>OFF</td>
<td>OFF</td>
<td>E</td>
</tr>
</tbody>
</table>

Table I summarizes the different switching states and the corresponding output voltages for both the basic cell and the pole voltage \( V_{PA} \) of the proposed topology. The proposed topology is a modular type therefore it can be extended to any levels. Equations (2)–(5) provide the relations of the proposed topology.

Then for the example of \( N_{cell} = 1 \), \( N_{pole} = 5 \) [based on (2)] which is the pole voltage levels and \( M_{level} = 5 \) [based on (5)] which is the output line-to-line voltage levels. Note that the number of output phase voltage levels will be derived to be seven levels in low frequency modulation and nine levels for high frequency modulation.

**Fig-3: proposed MLI**

5. MODULATION TECHNIQUES FOR THE PROPOSED MLI

The MLI modulation techniques are classified into two main groups according to the switching frequency used to drive inverter switches:
1) Low frequency modulation technique,
2) pulse-width modulation techniques that cover conventional techniques, sinusoidal pulse width modulation, space vector pulse width modulation, sub-harmonic pulse-width modulation, and switching frequency optimal pulse-width modulation [54]. In this paper, two modulation techniques are investigated to achieve sinusoidal output voltages waveforms as described in the following.

5.1. Low Frequency Modulation Technique
The low frequency modulation is considered as the basic modulation technique due to its lower switching frequency than the other modulation methods. It causes the switching losses reduced dramatically [55]. In order to investigate the performance of the proposed, a three levels per pole by using single basic cell in each pole is used as shown in Fig. 4.2. It is simulated via PSIM and MATLAB/SIMULINK software packages. In order to generate the required switching signals for the proposed, a rectified sine waveform has a frequency equals to the output voltage frequency (50 Hz) is compared with a dc voltage signal has an amplitude equal to half of the sine wave amplitude as shown in Fig. 1.

<table>
<thead>
<tr>
<th>TABLE II: SWITCHING STATES OF THE PROPOSED TOPOLOGY (SWITCH ON: 1, SWITCH OFF: 0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{in}</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>-E</td>
</tr>
<tr>
<td>E</td>
</tr>
<tr>
<td>-E</td>
</tr>
<tr>
<td>E</td>
</tr>
<tr>
<td>-E</td>
</tr>
<tr>
<td>E</td>
</tr>
</tbody>
</table>

The intersection points between them identify six periods P1 to P6. Four switching signals are constructed from these periods combination in order to generate a sinusoidal output voltage. The control equations for the S1, S2, Q1 and Q2 are presented. The same scenario is applied to inverter poles V_{BO} and V_{CO} after shifting the basic sinusoidal voltage with -120° and 120°, respectively.

![Switching patterns for low frequency modulation technique.](image)

Therefore, the required switching signals for the overall three poles can be generated.

\[
S_1 = P_1 + P_4 \quad (6)
\]
\[
S_2 = P_2 + P_3 \quad (7)
\]
\[
Q_1 = P_1 + P_2 + P_3 + P_4 \quad (8)
\]
\[
Q_2 = P_5 + P_6 \quad (9)
\]
Balancing three phase output voltage can be achieved by operating the MLI according to switching states shown in Table III. The suggested MLI has 12 modes of operation per one cycle. It is essential to note that: when switches Q1, Q5 and Q5 are in OFF-STATE, switches S1 to S6 have two possibilities for operation. Switches to may be in ON-STATE or at OFF-STATE. Both of them will not affect the output waveforms. However, keeping switches S1 to S6 in the OFF-STATE will reduce the overall voltage stresses on Q1, Q5 and Q5.

5.2. Sinusoidal Pulse-Width Modulation Technique (SPWM)

The straightforward way to generate the signals is to compare a sinusoidal waveform signal with a triangular waveform. The comparison operation will produce the Boolean signals that are required to synthesize the switches control pulses. The SPWM technique is successfully applied for the proposed topology. Two different approaches have been proposed as follows:

(a) Scheme I: SPWM Using Single Carrier Signal:

This scheme uses one carrier signal centered with the sinusoidal modulation signal (sine waveform), and it has an amplitude equal to peak-to-peak value of the modulation signals as shown in Fig. 4. It worth mentioning that the modulation signal is shifted by dc level equals to, where is the carrier signal amplitude. The resulted Boolean output from the comparison between the carrier and the modulating signal produces the main pulse signal. Also the pulse signal is generated by comparing the modulating signal with zero value. After logical processing on and , the switching pulses and can be generated as specified in (10)–(15).

\[
\begin{align*}
S_1 &= (G_1 \times GP_1) + (\overline{G_1} \times GP_1) \\
S_2 &= (G_1 \times GP_1) \\
Q_1 &= GP_1 + \{(G_1 \times GP_1) + (\overline{G_1} \times GP_1)\} \\
Q_2 &= \overline{GP_1} \times (G_1 \times GP_1)
\end{align*}
\]

where \( x \) stands for logic AND, \( \overline{y} \) stands for logic OR, \( \overline{x} \) stands for invert, and are the signals which will be applied to the gates drive belong to switches, respectively. In order to avoid dc-power sources short circuit, \( s_1 \) and \( s_2 \) (Q1 and Q2) operate in a complementary mode with dead time.

(b) Scheme II: SPWM Using Two Carrier Signals:

This scheme compares single modulating signal with two identical and shifted in level carrier signals. Both of them have amplitude equal the modulating signal peak. In addition, the carrier signals are shifted by a dc offset equals to the carrier signal amplitude \( CR_1 \) as shown in Fig. 5. Using the same procedure followed.
in scheme I, scheme II can be executed. However, due to using two carrier signals, there are two Boolean signals named $G_1$ and $G_2$ resulted from the comparison. By Carrying out several logical operations on these two signals $G_1$ and $G_2$ as given in (14)–(17), the required control pulses for can be obtained.

$$S_1 = (G_1 \times G_2) \quad (14)$$

$$S_2 = G_2 \quad (15)$$

$$Q_1 = \overline{G_2} \times (G_1 \times G_2) \quad (16)$$

$$Q_2 = \overline{G_2} \times (G_1 \times G_2). \quad (17)$$

6. SIMULATION OF PROPOSED MLI

The simulation analysis of the proposed circuit has shown from fig. 7 to fig.

Fig-6: Switching patterns of the proposed MLI for scheme II.

Fig-7: Matlab design of proposed system

Fig-8: Proposed Inverter Topology
6.1 Switching patterns for low frequency modulation technique.

![Figure 9: Low frequency modulation technique.](image)

Fig-9: Low frequency modulation technique.

![Figure 10: Five-level Output voltage of Inverter](image)

Fig-10: Five-level Output voltage of Inverter

![Figure 11: FFT Analysis](image)

Fig-11: FFT Analysis

B. Switching patterns of the proposed MLI for scheme II.

![Figure 12: Multi-carrier PWM](image)

Fig-12: Multi-carrier PWM
7. CONCLUSIONS

Three phase eleven level inverter topology with less number of switches is proposed and simulated. Various PWM methods are analyzed and compared. From the simulation results, it was found that VF-PWM provides minimum THD of 12.51% in the inverter output voltage. This will be the best PWM technique for inverter switching because small inductance can be used in the LC filter placed in series to the inverter output to produce a rectified AC sine wave of low THD of 1.77%.

8. REFERENCES