REDUCED RATING DYNAMIC VOLTAGE RESTORER CONTROLLING WITH ENERGY OPTIMIZED

M. Chinmai¹, KBVSR. Subrahmanyam²

¹ PG student [PE&ES], Department of EEE, SR Engineering College, Telangana State, India
² Associate Professor, Department of EEE, SR Engineering College, Telangana State, India

ABSTRACT

In this paper, By using the Voltage Source Converter in a Dynamic Voltage Restorer different types of voltage injection schemes are estimated with the minimization of the rating of the voltage source converter. A new control strategy is recommended to control the DVR which is supported with capacitor. The control of DVR is established with reduced rating VSC. The synchronous reference frame theory is used for the exchange of voltages from the rotating vectors to the stationary frame. The reference load voltage is projected using the unit vectors. The compensation technique of the voltage sag, swell and harmonics expected using a reduced rating of DVR.

Keywords: Dynamic voltage restorer, control strategy, power quality, unit vector, voltage sag, voltage swell.

1. INTRODUCTION

Power quality problems in the present day distribution systems are addressed in the literature [1-5] due to the increased use of sensitive and critical equipments such as communication network, process industries, precise manufacturing processes etc. Power quality problems such as transients, sags, swells and other distortions to the sinusoidal waveform of the supply voltage affect the performance of these equipments. The technologies such as custom power devices are emerged to provide protection against power quality problems [2]. Custom power devices are mainly of three categories such as series-connected compensators known as DVR (Dynamic Voltage Restorer), shunt connected compensators such as DSTATCOM (Distribution Static Compensator), and a combination of series and shunt-connected compensators known as UPQC (Unified Power Quality Conditioner) [2-5]. The DVR can regulate the load voltage from the problems such as sag, swell, harmonics etc. in the supply voltages. Hence it can protect the critical consumer loads from tripping and consequent losses [2]. The custom power devices are developed and installed at consumer point to meet the power quality standards such as IEEE-519 [6].

Voltage sags in an electrical grid are not always possible to avoid because of the finite clearing time of the faults that cause the voltage sags and the propagation of sags from the transmission and distribution systems to the low-voltage loads. Voltage sags are the common reasons for interruption in production plants and for end user equipment malfunctions in general. In particular, tripping of equipment in a production line can cause production interruption and significant costs due to loss of production. One solution to this problem is to make the equipment itself more tolerant to sags, either by intelligent control or by storing “ride-through” energy in the equipment. An alternative solution, instead of modifying each component in a plant to be tolerant against voltage sags, is to install a plant-wide uninterruptible power supply (UPS) system for longer power interruptions or a DVR on the incoming supply to mitigate voltage sags for shorter periods [7-22]. DVRs can eliminate most of the sags, and minimize the risk of load tripping for very deep sags, but their main drawbacks are their standby losses, the equipment cost and also the protection scheme required for downstream short circuits.

Many solutions and their problems using DVRs are reported such as the voltages in a three phase system are balanced [7] and an energy-optimized control of DVR is discussed in [9]. Industrial examples of DVRs are given in [10] and different control methods are analyzed for different types of voltage sags in [12-17]. A comparison of different topologies and control methods are presented for a DVR in [17]. The design of a capacitor supported DVR that protects sag, swell, distortion, or unbalance in the supply voltages is discussed in [15]. The performance of a DVR with the HFL (High Frequency Link) transformer is discussed in [22]. In this paper, the control and performance of a DVR are demonstrated with a reduced rating VSC (Voltage Source Converter). The SRF (Synchronous Reference Frame) theory is used for the control of the DVR.
2. OPERATION OF DVR

The schematic diagram of a DVR connected system is shown in Fig. 1 (a). The voltage \( V_{\text{inj}} \) is inserted such that the load voltage, \( V_{\text{load}} \) is constant in magnitude and undistorted, though the supply voltage \( V_s \) is not constant in magnitude or distorted. Fig. 1(b) shows the phasor diagram of different voltage injection schemes of the DVR. \( V_{L(\text{pre-sag})} \) is a voltage across the critical load prior to the voltage sag condition. During the voltage sag, the voltage is reduced to \( V_s \) with a phase lag angle of \( \theta \). Now the DVR injects a voltage such that the load voltage magnitude is maintained at the pre-sag condition. According to the phase angle of the load voltage, the injection of voltages can be realized in four ways [19]. \( V_{\text{inj}} \) represents the voltage-injected in-phase with the supply voltage. With the injection of \( V_{\text{inj}} \), the load voltage magnitude remains same but it leads \( V_s \) by a small angle. In \( V_{\text{inj}} \), the load voltage retains the same phase as that of the pre-sag condition, which may be an optimum angle considering the energy source [10]. \( V_{\text{inj}} \) is the condition where the injected voltage is in quadrature with the current and this case is suitable for a capacitor supported DVR as this injection involves no active power [17]. However, a minimum possible rating of the converter is achieved by \( V_{\text{inj}} \). The DVR is operated in this scheme with a BESS (Battery Energy Storage System).

![Schematic diagram of DVR](https://via.placeholder.com/150)

**Fig: 1-** (a) Basic circuit of DVR, (b) Phasor diagram of the DVR voltage injection schemes.

Fig. 2 shows a schematic diagram of a three-phase DVR connected to restore the voltage of a three phase critical load. A three phase supply is connected to a critical and sensitive load through a three phase series injection transformer. The equivalent voltage of the supply of phase A, \( (v_{Ma}) \) is connected to the point of common coupling (PCC) \( (v_{Sa}) \) through short circuit impedance \( (Z_{sa}) \). The voltage injected by the DVR in phase A \( (v_{Ca}) \) is such that the load voltage \( (v_{La}) \) is of rated magnitude and undistorted.

![Schematic diagram of DVR](https://via.placeholder.com/150)

**Fig: 2-** Schematic diagram of the DVR connected system.
A three phase DVR is connected to the line to inject a voltage in series using three single-phase transformers, \( T_r, L_r \) and \( C_r \) represent the filter components used to filter the ripples in the injected voltage. A three-leg VSC with IGBTs (Insulated Gate Bipolar Transistors) is used as a DVR and a BESS is connected to its dc bus.

3. CONTROL OF DVR

The compensation for voltage sags using a DVR can be performed by injecting or absorbing the reactive power or the real power [17]. When the injected voltage is in quadrature with the current at the fundamental frequency, the compensation is made by injecting a reactive power and the DVR is with a self supported dc bus. But, if the injected voltage is in-phase with the current, DVR injects a real power and hence a battery is required at the dc bus of VSC. The control technique adopted should consider the limitations such as the voltage injection capability (converter and transformer rating) and optimization of the size of energy storage.

3.1. Control of DVR with BESS for Voltage Sag, Swell and Harmonics Compensation

Fig. 3 shows a control block of the DVR in which SRF theory is used for reference signal estimation. The voltages at PCC \((v_S)\) and at load terminal \((v_L)\) are sensed for deriving the IGBTs gate signals. The reference load voltage \((V_{Lr})\) is extracted using the derived unit vector [23].

![Diagram of DVR control block](image)

Load voltages \((V_{La}, V_{Lb}, V_{Lc})\) are converted to the rotating reference frame using \(abc\rightarrow dq0\) conversion using Park’s transformation with unit vectors \((\sin \theta, \cos \theta)\) derived using a PLL (phase locked loop) as,

\[
\begin{bmatrix}
V_{Ld} \\
V_{Lq}
\end{bmatrix} = \frac{2}{3} \begin{bmatrix}
\cos \theta & \cos \left( \theta - \frac{2\pi}{3} \right) & \cos \left( \theta + \frac{2\pi}{3} \right)
\end{bmatrix}
\begin{bmatrix}
V_{La} \\
V_{Lb} \\
V_{Lc}
\end{bmatrix}
\]

(1)

Similarly, reference load voltages \((V_{La*}, V_{Lb*}, V_{Lc*})\) and voltages at PCC \((v_S)\) are also converted to the rotating reference frame. Then, the DVR voltages are obtained in the rotating reference frame as,

\[
V_{Dd} = V_{Sd} - V_{Ld}
\]

(2)

\[
V_{Dq} = V_{Sq} - V_{Lq}
\]

(3)

The reference DVR voltages are obtained in the rotating reference frame as,

\[
V_{Dd*} = V_{Sd*} - V_{Ld*}
\]

(4)

\[
V_{Dq*} = V_{Sq*} - V_{Lq*}
\]

(5)

The error between the reference and actual DVR voltages in the rotating reference frame are regulated using two PI (Proportional-Integral) controllers.

Reference DVR voltages in abc frame are obtained from a reverse Park’s transformation taking \(V_{Dd*}\) from (4), \(V_{Dq*}\) from (5), \(V_{D0*}\) as zero as,
Reference DVR voltages ($v_{dvra^*}$, $v_{dvrb^*}$, $v_{dvrc^*}$) and actual DVR voltages ($v_{dvra}$, $v_{dvrb}$, $v_{dvrc}$) are used in a PWM controller to generate gating pulses to a VSC of DVR. The PWM controller is operated with a switching frequency of 10 kHz.

### 3.2. Control of Self Supported DVR for Voltage Sag, Swell and Harmonics Compensation

Fig. 4 shows a schematic diagram of a capacitor supported DVR connected to three phase critical loads and Fig. 4(b) shows a control block of the DVR in which SRF theory is used for the control of self supported DVR. Voltages at PCC ($v_{S}$) are converted to the rotating reference frame using $abc$-$dqo$ conversion using the Park’s transformation. The harmonics and the oscillatory components of the voltage are eliminated using LPFs (Low Pass Filters). The components of voltages in d-axis and q-axis are,

$$v_d = v_{dqc} + v_{dqc}$$
$$v_q = v_{dqc} + v_{dqc}$$

The compensating strategy for compensation of voltage quality problems considers that the load terminal voltage should be of rated magnitude and undistorted. In order to maintain the dc bus voltage of the self-supported capacitor, a PI controller is used at the dc bus voltage of DVR and the output is considered as a voltage ($v_{cap}$) for meeting its losses.

$$v_{cap(n)} = v_{cap(n-1)} + K_{pl} (v_{de(n)} - v_{de(n-1)}) + K_{pi} v_{de(n)}$$

where, is the error between the reference ($v_{de}^*$) and sensed dc voltage ($v_{dc}$) at the $n_{th}$ sampling instant. $K_{pl}$ and $K_{pi}$ are the proportional and the integral gains of the dc bus voltage PI controller.

The reference d-axis load voltage is, therefore, as,

$$v_d^* = v_{dqc} - v_{cap}$$

The amplitude of load terminal voltage ($v_L$) is controlled to its reference voltage ($v_{Lr}$) using another PI controller. The output of PI controller is considered as the reactive component of voltage ($v_{qr}$) for voltage regulation of the load terminal voltage. The amplitude of load voltage ($v_L$) at PCC is calculated from the ac voltages ($v_{La}$, $v_{Lb}$, $v_{Lc}$) as,
\[ V_L = \left(\frac{2}{3}\right)^{1/2}(v_{La}^2 + v_{Lb}^2 + v_{Lc}^2)^{1/2} \]  

Then, a PI controller is used to regulate this to a reference value as,
\[ v_{gr}(n) = v_{gr}(n-1) + K_{p2} (v_{a}(n) - v_{a}(n-1)) + K_{i2}v_{b}(n) \]

where, denotes the error between reference (*) and actual ( ) load terminal voltage amplitudes at nth sampling instant. \( K_{p2} \) and \( K_{i2} \) are the proportional and the integral gains of the dc bus voltage PI controller.

The reference load quadrature axis voltage is as,
\[ v_q^* = v_{gdc} + v_{gr} \]

Reference load voltages \( (v_{La*}, v_{Lb*}, v_{Lc*}) \) in abc frame is obtained from a reverse Park’s transformation as in (6). The error between sensed load voltages \( (v_{La}, v_{Lb}, v_{Lc}) \) and reference load voltages are used over a controller to generate gating pulses to VSC of DVR.

4. SIMULATION RESULTS OF DVR SYSTEM

The performance of the DVR is demonstrated for different supply voltage disturbances such as voltage sag and swell. Fig. 5(a) & 5(b) shows the transient performance of the system under voltage sag and voltage swell conditions. At 0.2 s, a sag in supply voltage is created for 5 cycles and at 0.4 s, a swell in the supply voltages is created for 5 cycles. It is observed that the load voltage is regulated to constant amplitude under both sag and swell conditions. Source voltage \( (V_{sabc}) \), Load voltage \( (V_{Labc}) \), Source current \( (I_{sabc}) \), Load current \( (I_{Labc}) \), Terminal voltage \( (V_{tms}) \), DC-Link voltage \( (V_{DC}) \) and DVR voltage \( (V_{dvr}) \) are also depicted in Fig. 5(a) & 5(b).

![Fig: 5(a)- Dynamic results of DVR under voltage sag condition- Source voltage (V_{sabc}), Load voltage (V_{Labc}), Source current (I_{sabc}), Load current (I_{Labc}), Terminal voltage (V_{tms}), DC-Link voltage (V_{DC}) and DVR voltage (V_{dvr}).](image)

The compensation of harmonics in the supply voltages is demonstrated in Fig. 6. At 0.2 s, the supply voltage is distorted and continued for 5 cycles. The load voltage is maintained sinusoidal by injecting proper compensation voltage by the DVR. The magnitudes of the voltage injected by the DVR for mitigating the same kinds of sag in the supply with different angle of injection are observed. The injected voltage, series current and kVA ratings of the DVR for the four injection schemes are given in Table-I. In Scheme-1 of Table-I, the in-phase injected voltage is \( V_{inj} \) in the phasor diagram of Fig.1. In Scheme-2, a DVR voltage is injection at a small angle of 30° and in Scheme-3 is the DVR voltage is injected at an angle of 45°. The injection of voltage in quadrature with the line current is in Scheme-4. It is observed that the injected voltage is in quadrature with the supply current and hence a capacitor can support the dc bus of DVR. But, the injected voltage is higher compared to an in-phase injection (Scheme-1).
Fig: 5(b)- Dynamic results of DVR under voltage Swell condition- Source voltage ($V_{sabc}$), Load voltage ($V_{labc}$), Source current ($I_{sabc}$), Load current ($I_{labc}$), Terminal voltage ($V_{tms}$), DC-Link voltage ($V_{dc}$) and DVR voltage ($V_{dvr}$).

Fig: 6- Simulation results of dynamic performance of DVR during harmonics in supply voltage- Source voltage ($V_{sabc}$), Load voltage ($V_{labc}$), Source current ($I_{sabc}$), Load current ($I_{labc}$), Terminal voltage ($V_{tms}$), DC-Link voltage ($V_{dc}$) and DVR voltage ($V_{dvr}$).

5. CONCLUSION

The operation of a DVR has been demonstrated with a new control technique using various voltage injection schemes. A comparison of the performance of DVR with different schemes has been performed with reduced rating VSC including capacitor supported DVR. The reference load voltage has been estimated using the method of unit vectors and the control of DVR has been achieved which minimizes the error of voltage injection. The SRF (Synchronous Reference Frame) theory has been used for estimating the reference DVR voltages. It is concluded that the voltage injection in-phase with the PCC voltage results in minimum rating of DVR but at the cost of an energy source at its dc bus.
REFERENCES