Logo
  • Home
  • About Us
    • Aim and Scope
    • Research Area
    • Impact Factor
    • Indexing
  • For Authors
    • Authors Guidelines
    • How to publish paper?
    • Download Paper format
    • Submit Manuscript
    • Processing Charges
    • Download Copyrights Form
    • Submit Payment-Copyrights
  • Archives
    • Current Issues
    • Past Issues
    • Conference Issues
    • Special Issues
    • Advance Search
  • IJARIIE Board
    • Join as IJARIIE Board
    • Advisory Board
    • Editorial Board
    • Sr. Reviewer Board
    • Jr. Reviewer Board
  • Proposal
    • Conferece Proposal
    • Special Proposal
    • Faqs
  • Contact Us
  • Payment Detail

Call for Papers:Vol.8 Issue.4

Submission
Last date
31-Aug-2022
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-8,Issue-4. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

  • How to Publish Paper
  • Submit Manuscript
  • Processing Charges
  • Submit Payment

Archives

  • Current Issue
  • Past Issue

IJARIIE Board

  • Member Of Board
  • Join As Board

Downloads

  • Authors Guidelines
  • Manuscript Template
  • Copyrights Form

Android App

Download IJARIIE APP
  • Authors
  • Abstract
  • Citations
  • Downloads
  • Similar-Paper

Authors

Title: :  FPGA Based 64X64 MAC Design Using Vedic Multiplier and DKG Adder
PaperId: :  8958
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 4 Issue 4 2018
DUI:    16.0415/IJARIIE-8958
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
P. DIVYASRI KRISHNADEVARAYA ENGINEERING COLLEGE, GOOTY
E.C. RAMAKRISHNASRI KRISHNADEVARAYA ENGINEERING COLLEGE, GOOTY

Abstract

Electrical and Electronics Engineering
PPG, PPA, MAC, DSP
A multiplying block operate may be concededin 3 totally different ways: standard addition, partial product addition (PPA) and eventually partial product Generation (PPG).The two bud vase materials that must be considered are raising the speed of MAC which is accumulator block partial and product reduction. The 64 bitMAC design which will make use of Vedic multiplier and reversible logic gate can be accomplished in two stages.Firstly, multiplier stage, where a usual multiplier is replaced by Vedic multiplier using UrdhavaTriyagbhayam sutrafrom Vedic Mathematics. Multiplication is the primary operation of MAC unit. Speed, area, Power dissipation,consumption and latency are the major concerns in the multiplier stage. So, to evade them, we are going to selectquick multipliers innumerous applications of DSP, networking, etc.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE P. DIVYA, and E.C. RAMAKRISHNA. "FPGA Based 64X64 MAC Design Using Vedic Multiplier and DKG Adder" International Journal Of Advance Research And Innovative Ideas In Education Volume 4 Issue 4 2018 Page 757-762
MLA P. DIVYA, and E.C. RAMAKRISHNA. "FPGA Based 64X64 MAC Design Using Vedic Multiplier and DKG Adder." International Journal Of Advance Research And Innovative Ideas In Education 4.4(2018) : 757-762.
APA P. DIVYA, & E.C. RAMAKRISHNA. (2018). FPGA Based 64X64 MAC Design Using Vedic Multiplier and DKG Adder. International Journal Of Advance Research And Innovative Ideas In Education, 4(4), 757-762.
Chicago P. DIVYA, and E.C. RAMAKRISHNA. "FPGA Based 64X64 MAC Design Using Vedic Multiplier and DKG Adder." International Journal Of Advance Research And Innovative Ideas In Education 4, no. 4 (2018) : 757-762.
Oxford P. DIVYA, and E.C. RAMAKRISHNA. 'FPGA Based 64X64 MAC Design Using Vedic Multiplier and DKG Adder', International Journal Of Advance Research And Innovative Ideas In Education, vol. 4, no. 4, 2018, p. 757-762. Available from IJARIIE, http://ijariie.com/AdminUploadPdf/FPGA_Based_64X64_MAC_Design_Using_Vedic_Multiplier_and_DKG_Adder_ijariie8958.pdf (Accessed : 26 July 2018).
Harvard P. DIVYA, and E.C. RAMAKRISHNA. (2018) 'FPGA Based 64X64 MAC Design Using Vedic Multiplier and DKG Adder', International Journal Of Advance Research And Innovative Ideas In Education, 4(4), pp. 757-762IJARIIE [Online]. Available at: http://ijariie.com/AdminUploadPdf/FPGA_Based_64X64_MAC_Design_Using_Vedic_Multiplier_and_DKG_Adder_ijariie8958.pdf (Accessed : 26 July 2018)
IEEE P. DIVYA, and E.C. RAMAKRISHNA, "FPGA Based 64X64 MAC Design Using Vedic Multiplier and DKG Adder," International Journal Of Advance Research And Innovative Ideas In Education, vol. 4, no. 4, pp. 757-762, Jul-Aug 2018. [Online]. Available: http://ijariie.com/AdminUploadPdf/FPGA_Based_64X64_MAC_Design_Using_Vedic_Multiplier_and_DKG_Adder_ijariie8958.pdf [Accessed : 26 July 2018].
Turabian P. DIVYA, and E.C. RAMAKRISHNA. "FPGA Based 64X64 MAC Design Using Vedic Multiplier and DKG Adder." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 4 number 4 (26 July 2018).
Vancouver P. DIVYA, and E.C. RAMAKRISHNA. FPGA Based 64X64 MAC Design Using Vedic Multiplier and DKG Adder. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2018 [Cited : 26 July 2018]; 4(4) : 757-762. Available from: http://ijariie.com/AdminUploadPdf/FPGA_Based_64X64_MAC_Design_Using_Vedic_Multiplier_and_DKG_Adder_ijariie8958.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads


Last download on 7/26/2018 9:58:59 PM

Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
INDUSTRIAL AUTOMATION USING LoRaElectronics And Communication EngineeringGowthaman.S Download
A SURVEY OF OPTIMIZATION OF ROUTING PROTOCOL IN WIRELESS SENSOR NETWORK USING REINFORCEMENT LEARNING TECHNIQUEWireless Sensor networksK.Anitha Download
DESIGN AND VERIFICATION OF I2C PROTOCOL USING UVM.Electronics and Communication EngineeringMs. Bhagya F Radder Download
IOT and Arduino based Real-Time Noise and Air Pollution Monitoring and Alert SystemElectronics and communication engineering Pramodh Kumar R Download
An Attempt for Digital Image Processing Using Shiftkeing TechniquesElectronics & Communication Sandip Rajendra Udawant Download
Image Compression Study Using Lossless and Lossy TechniquesElectronics & Communication Sandip Rajendra Udawant Download
Analysis of Risk Proposed By Information System for Global Energy Interconnection Electronics & Communication Aniket Uttamrao Vikhe Download
A Study on the Allocation of Network Resources Using Misson-Critical NetworkingElectronics & Communication Aniket Uttamrao Vikhe Download
TITLE: LUNG CANCER DETECTION USING DEEP LEARNINGComputer Engineering Sindhu priya Akuthota Download
College Campus Routing Using Bluetooth BeaconElectronics and communication Engineering Kavya GN Download
RETINAL BLOOD VESSEL SEGMENTATION USING LITE U-NET ARCHITECTUREElectronics And Communication EngineeringAnantha Mounika Download
Design Of Novel Nine Shaped Multiband MIMO Antenna for Different ApplicationsElectronics and Communication EngineeringGathram Naga Durga Pooja Download
REVIEW PAPER ON ALCOHOL DETECTION DEVICE FOR ORGANISATIONSElectronics and TelecommunictaionsPriya Suresh Bhoyar Download
IoT Based Solar Power Monitoring SystemElectronics and communication engineering Mayank Sharma Download
Detection of Lung CancerBio Medical Image ProcessingPENDEM HEMANTH KUMAR Download
12
For Authors
  • Submit Paper
  • Processing Charges
  • Submit Payment
Archive
  • Current Issue
  • Past Issue
IJARIIE Board
  • Member Of Board
  • Join As Board
Privacy and Policy
Follow us

Contact Info
  • +91-8401209201 (India)
  • +86-15636082010 (China)
  • ijariiejournal@gmail.com
  • M-20/234 Ami Appt,
    Nr.Naranpura Tele-Exch,
    Naranpura,
    Ahemdabad-380063
    Gujarat,India.
Copyright © 2022. IJARIIE. All Rights Reserved.