Call for Papers:Vol.11 Issue.4

Submission
Last date		 28-Aug-2025
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-11,Issue-4. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

Archives

IJARIIE Board

Downloads

Android App

Download IJARIIE APP

Authors

Title: :  A SYSTEMATIC gm/ID-BASED DESIGN OF TWO-STAGE OTA FOR LOW-POWER APPLICATIONS IN 180nm CMOS
PaperId: :  26970
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 11 Issue 3 2025
DUI:    16.0415/IJARIIE-26970
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
Nguyen Thi Hai NinhThai Nguyen University of Technology
Dang Thi Ngoc AnhThai Nguyen University of Technology

Abstract

Electronics Engineering
OTA, gm/ID Method, Analog Integrated Circuit, CMOS Design, Transconductance Efficiency
This paper presents a systematic gm/ID-based design of a two-stage operational transconductance amplifier (OTA) optimized for low-power applications in 180nm CMOS technology. OTAs are integral components in analog front-end systems used in applications such as biosignal processing, wireless communication, and portable instrumentation, where power and area efficiency are critical. The gm/ID methodology offers a modern design framework that enables engineers to analyze and optimize transistor performance across weak, moderate, and strong inversion regions. Unlike traditional square-law-based methods, this technique provides greater flexibility and insight by directly relating transistor sizing to circuit-level specifications such as gain, bandwidth, and power consumption. In this work, we leverage the gm/ID technique to design a two-stage OTA that satisfies stringent performance requirements while maintaining low power consumption. The circuit is simulated in OrCAD PSpice to verify key analog parameters, including voltage gain and phase margin, and physically implemented in Cadence Virtuoso to ensure layout compliance with foundry design rules. The proposed OTA achieves a gain of 500 V/V, a unity-gain bandwidth of 93 MHz, and a phase margin of approximately 65°, with power consumption below 0.3 mW. Compared to conventional design methods, the gm/ID-based OTA demonstrates improved energy efficiency and design flexibility. The results validate the suitability of this approach for analog front-end systems in portable and low-voltage environments.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh. "A SYSTEMATIC gm/ID-BASED DESIGN OF TWO-STAGE OTA FOR LOW-POWER APPLICATIONS IN 180nm CMOS" International Journal Of Advance Research And Innovative Ideas In Education Volume 11 Issue 3 2025 Page 4176-4181
MLA Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh. "A SYSTEMATIC gm/ID-BASED DESIGN OF TWO-STAGE OTA FOR LOW-POWER APPLICATIONS IN 180nm CMOS." International Journal Of Advance Research And Innovative Ideas In Education 11.3(2025) : 4176-4181.
APA Nguyen Thi Hai Ninh, & Dang Thi Ngoc Anh. (2025). A SYSTEMATIC gm/ID-BASED DESIGN OF TWO-STAGE OTA FOR LOW-POWER APPLICATIONS IN 180nm CMOS. International Journal Of Advance Research And Innovative Ideas In Education, 11(3), 4176-4181.
Chicago Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh. "A SYSTEMATIC gm/ID-BASED DESIGN OF TWO-STAGE OTA FOR LOW-POWER APPLICATIONS IN 180nm CMOS." International Journal Of Advance Research And Innovative Ideas In Education 11, no. 3 (2025) : 4176-4181.
Oxford Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh. 'A SYSTEMATIC gm/ID-BASED DESIGN OF TWO-STAGE OTA FOR LOW-POWER APPLICATIONS IN 180nm CMOS', International Journal Of Advance Research And Innovative Ideas In Education, vol. 11, no. 3, 2025, p. 4176-4181. Available from IJARIIE, http://ijariie.com/AdminUploadPdf/A_SYSTEMATIC_gm_ID_BASED_DESIGN_OF_TWO_STAGE_OTA_FOR_LOW_POWER_APPLICATIONS_IN_180nm_CMOS_ijariie26970.pdf (Accessed : ).
Harvard Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh. (2025) 'A SYSTEMATIC gm/ID-BASED DESIGN OF TWO-STAGE OTA FOR LOW-POWER APPLICATIONS IN 180nm CMOS', International Journal Of Advance Research And Innovative Ideas In Education, 11(3), pp. 4176-4181IJARIIE [Online]. Available at: http://ijariie.com/AdminUploadPdf/A_SYSTEMATIC_gm_ID_BASED_DESIGN_OF_TWO_STAGE_OTA_FOR_LOW_POWER_APPLICATIONS_IN_180nm_CMOS_ijariie26970.pdf (Accessed : )
IEEE Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh, "A SYSTEMATIC gm/ID-BASED DESIGN OF TWO-STAGE OTA FOR LOW-POWER APPLICATIONS IN 180nm CMOS," International Journal Of Advance Research And Innovative Ideas In Education, vol. 11, no. 3, pp. 4176-4181, May-Jun 2025. [Online]. Available: http://ijariie.com/AdminUploadPdf/A_SYSTEMATIC_gm_ID_BASED_DESIGN_OF_TWO_STAGE_OTA_FOR_LOW_POWER_APPLICATIONS_IN_180nm_CMOS_ijariie26970.pdf [Accessed : ].
Turabian Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh. "A SYSTEMATIC gm/ID-BASED DESIGN OF TWO-STAGE OTA FOR LOW-POWER APPLICATIONS IN 180nm CMOS." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 11 number 3 ().
Vancouver Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh. A SYSTEMATIC gm/ID-BASED DESIGN OF TWO-STAGE OTA FOR LOW-POWER APPLICATIONS IN 180nm CMOS. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2025 [Cited : ]; 11(3) : 4176-4181. Available from: http://ijariie.com/AdminUploadPdf/A_SYSTEMATIC_gm_ID_BASED_DESIGN_OF_TWO_STAGE_OTA_FOR_LOW_POWER_APPLICATIONS_IN_180nm_CMOS_ijariie26970.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads



Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
ADAPTIVE CONTROL FOR ROBOTIC MANIPULATOR USING DISTURBANCE COMPENSATORControl Engineering Nguyen Nam Trung Download
Design, Simulation, and Layout of a Folded Cascode Operational Amplifier in 180 nm CMOS TechnologyElectronics EngineeringNguyen Thi Hai Ninh Download
A SYSTEMATIC gm/ID-BASED DESIGN OF TWO-STAGE OTA FOR LOW-POWER APPLICATIONS IN 180nm CMOSElectronics EngineeringNguyen Thi Hai Ninh Download
Human Rail Accident Prevention SystemElectronics EngineeringVARUN RAJULDEV Download
PV SOLAR TOWERElectrcial EngineeringNAGUNOORI SAI SNEHIL Download
PIEZOELECTRIC ENERGY HARVESTING EVERY HIT GENERATES POWERElectrical EngineeringSARRABU JAGADESHWARA RAO Download
Designing of Optimum Solar PV System with MPPT TechniquesELECTRICAL ENGINEERINGHIAMGIRI KADHAMBALA Download
A Hybrid CGJO Algorithm for Optimizing Multimodal and Fixed Benchmark FunctionsElectrical EngineeringRohit Kumar Download
Artificial Intelligence in Electrical Power Systems: Applications in Smart Grid and Fault DetectionElectrical Engineering Prof. Vishal Pratap Mahajan Download
Cybersecurity Standardization and Protocols in Power Systems: A Comprehensive Survey and Case Study for Resilient Electric Vehicles Charging InfrastructureElectrical EngineeringBandar K Mahlawi Download
FLEXIBLE AC TRANSMISSION BY USING THYRISTOR SWITCHING REACTORElectrical EngineeringMr. Ashitosh A. Karape Download
SINGLE STAGE CONVERTER FOR PRECISE SPEED CONTROL OF DC MOTORElectrical EngineeringTANGELLA HARSHINI REDDY Download
Design and implementation of dual-powered charging station for Electric VehicleElectrical EngineeringMr. Kishor P. Jadhav Download
GRID CONNECTED ELECTRICAL VEHICLE CHARGING STATION WITH MULTIRENEWABLE RESOURCEElectrical and Electronics EngineeringCHANDRA SEKAR S Download
Design And Implementation of An IoT-Based Life Detector System For Accurate Human Presence Detection Under Soil During LandslidesElectrical and Electronics EngineeringDEEKSHITHA C Download
12