Logo
  • Home
  • About Us
    • Aim and Scope
    • Research Area
    • Impact Factor
    • Indexing
  • For Authors
    • Authors Guidelines
    • How to publish paper?
    • Download Paper format
    • Submit Manuscript
    • Processing Charges
    • Download Copyrights Form
    • Submit Payment-Copyrights
  • Archives
    • Current Issues
    • Past Issues
    • Conference Issues
    • Special Issues
    • Advance Search
  • IJARIIE Board
    • Join as IJARIIE Board
    • Advisory Board
    • Editorial Board
    • Sr. Reviewer Board
    • Jr. Reviewer Board
  • Proposal
    • Conferece Proposal
    • Special Proposal
    • Faqs
  • Contact Us
  • Payment Detail

Call for Papers:Vol.11 Issue.4

Submission
Last date
28-Aug-2025
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-11,Issue-4. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

  • How to Publish Paper
  • Submit Manuscript
  • Processing Charges
  • Submit Payment

Archives

  • Current Issue
  • Past Issue

IJARIIE Board

  • Member Of Board
  • Join As Board

Downloads

  • Authors Guidelines
  • Manuscript Template
  • Copyrights Form

Android App

Download IJARIIE APP
  • Authors
  • Abstract
  • Citations
  • Downloads
  • Similar-Paper

Authors

Title: :  Design, Simulation, and Layout of a Folded Cascode Operational Amplifier in 180 nm CMOS Technology
PaperId: :  26977
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 11 Issue 3 2025
DUI:    16.0415/IJARIIE-26977
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
Nguyen Thi Hai NinhThai Nguyen University of Technology
Dang Thi Ngoc AnhThai Nguyen University of Technology

Abstract

Electronics Engineering
CMOS Op-Amp, Folded Cascode, Analog Design, PSpice Simulation, Cadence
This paper presents the design approach and theoretical foundation for developing a folded cascode operational amplifier (op-amp) using 180nm CMOS technology. The folded cascode architecture is widely recognized for its ability to provide high gain and wide output swing in a single-stage amplifier configuration, making it a compelling choice for low-power, high-performance analog front-end circuits. Its inherent advantages in voltage headroom, frequency response, and noise performance have positioned it as a preferred topology in many integrated analog systems. The primary objective of this study is to explore the full design flow of a folded cascode op-amp, from theoretical analysis to schematic implementation and physical layout. The design methodology emphasizes proper transistor sizing, current biasing, and compensation strategies that contribute to stable operation and predictable frequency behavior. Attention is given to matching techniques, layout symmetry, and parasitic reduction, all of which are crucial for ensuring high precision and manufacturability in submicron CMOS processes. In addition to the design steps, the paper discusses the rationale behind architectural decisions, trade-offs involved in single-stage design, and key layout considerations that impact analog performance. The focus remains on demonstrating a structured and educationally grounded design process that can serve as a practical reference for students and early-career engineers working in analog IC design. This approach not only reinforces analog design principles but also encourages methodical thinking aligned with industry practices.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh. "Design, Simulation, and Layout of a Folded Cascode Operational Amplifier in 180 nm CMOS Technology" International Journal Of Advance Research And Innovative Ideas In Education Volume 11 Issue 3 2025 Page 4182-4187
MLA Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh. "Design, Simulation, and Layout of a Folded Cascode Operational Amplifier in 180 nm CMOS Technology." International Journal Of Advance Research And Innovative Ideas In Education 11.3(2025) : 4182-4187.
APA Nguyen Thi Hai Ninh, & Dang Thi Ngoc Anh. (2025). Design, Simulation, and Layout of a Folded Cascode Operational Amplifier in 180 nm CMOS Technology. International Journal Of Advance Research And Innovative Ideas In Education, 11(3), 4182-4187.
Chicago Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh. "Design, Simulation, and Layout of a Folded Cascode Operational Amplifier in 180 nm CMOS Technology." International Journal Of Advance Research And Innovative Ideas In Education 11, no. 3 (2025) : 4182-4187.
Oxford Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh. 'Design, Simulation, and Layout of a Folded Cascode Operational Amplifier in 180 nm CMOS Technology', International Journal Of Advance Research And Innovative Ideas In Education, vol. 11, no. 3, 2025, p. 4182-4187. Available from IJARIIE, http://ijariie.com/AdminUploadPdf/Design__Simulation__and_Layout_of_a_Folded_Cascode_Operational_Amplifier_in_180 nm_CMOS_Technology_ijariie26977.pdf (Accessed : 03 July 2025).
Harvard Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh. (2025) 'Design, Simulation, and Layout of a Folded Cascode Operational Amplifier in 180 nm CMOS Technology', International Journal Of Advance Research And Innovative Ideas In Education, 11(3), pp. 4182-4187IJARIIE [Online]. Available at: http://ijariie.com/AdminUploadPdf/Design__Simulation__and_Layout_of_a_Folded_Cascode_Operational_Amplifier_in_180 nm_CMOS_Technology_ijariie26977.pdf (Accessed : 03 July 2025)
IEEE Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh, "Design, Simulation, and Layout of a Folded Cascode Operational Amplifier in 180 nm CMOS Technology," International Journal Of Advance Research And Innovative Ideas In Education, vol. 11, no. 3, pp. 4182-4187, May-Jun 2025. [Online]. Available: http://ijariie.com/AdminUploadPdf/Design__Simulation__and_Layout_of_a_Folded_Cascode_Operational_Amplifier_in_180 nm_CMOS_Technology_ijariie26977.pdf [Accessed : 03 July 2025].
Turabian Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh. "Design, Simulation, and Layout of a Folded Cascode Operational Amplifier in 180 nm CMOS Technology." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 11 number 3 (03 July 2025).
Vancouver Nguyen Thi Hai Ninh, and Dang Thi Ngoc Anh. Design, Simulation, and Layout of a Folded Cascode Operational Amplifier in 180 nm CMOS Technology. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2025 [Cited : 03 July 2025]; 11(3) : 4182-4187. Available from: http://ijariie.com/AdminUploadPdf/Design__Simulation__and_Layout_of_a_Folded_Cascode_Operational_Amplifier_in_180 nm_CMOS_Technology_ijariie26977.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads


Last download on 7/3/2025 3:39:35 AM

Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
ADAPTIVE CONTROL FOR ROBOTIC MANIPULATOR USING DISTURBANCE COMPENSATORControl Engineering Nguyen Nam Trung Download
Design, Simulation, and Layout of a Folded Cascode Operational Amplifier in 180 nm CMOS TechnologyElectronics EngineeringNguyen Thi Hai Ninh Download
A SYSTEMATIC gm/ID-BASED DESIGN OF TWO-STAGE OTA FOR LOW-POWER APPLICATIONS IN 180nm CMOSElectronics EngineeringNguyen Thi Hai Ninh Download
Human Rail Accident Prevention SystemElectronics EngineeringVARUN RAJULDEV Download
PV SOLAR TOWERElectrcial EngineeringNAGUNOORI SAI SNEHIL Download
PIEZOELECTRIC ENERGY HARVESTING EVERY HIT GENERATES POWERElectrical EngineeringSARRABU JAGADESHWARA RAO Download
Designing of Optimum Solar PV System with MPPT TechniquesELECTRICAL ENGINEERINGHIAMGIRI KADHAMBALA Download
A Hybrid CGJO Algorithm for Optimizing Multimodal and Fixed Benchmark FunctionsElectrical EngineeringRohit Kumar Download
Artificial Intelligence in Electrical Power Systems: Applications in Smart Grid and Fault DetectionElectrical Engineering Prof. Vishal Pratap Mahajan Download
Cybersecurity Standardization and Protocols in Power Systems: A Comprehensive Survey and Case Study for Resilient Electric Vehicles Charging InfrastructureElectrical EngineeringBandar K Mahlawi Download
FLEXIBLE AC TRANSMISSION BY USING THYRISTOR SWITCHING REACTORElectrical EngineeringMr. Ashitosh A. Karape Download
SINGLE STAGE CONVERTER FOR PRECISE SPEED CONTROL OF DC MOTORElectrical EngineeringTANGELLA HARSHINI REDDY Download
Design and implementation of dual-powered charging station for Electric VehicleElectrical EngineeringMr. Kishor P. Jadhav Download
GRID CONNECTED ELECTRICAL VEHICLE CHARGING STATION WITH MULTIRENEWABLE RESOURCEElectrical and Electronics EngineeringCHANDRA SEKAR S Download
Design And Implementation of An IoT-Based Life Detector System For Accurate Human Presence Detection Under Soil During LandslidesElectrical and Electronics EngineeringDEEKSHITHA C Download
12
For Authors
  • Submit Paper
  • Processing Charges
  • Submit Payment
Archive
  • Current Issue
  • Past Issue
IJARIIE Board
  • Member Of Board
  • Join As Board
Privacy and Policy
Follow us

Contact Info
  • +91-8401209201 (India)
  • +86-15636082010 (China)
  • ijariiejournal@gmail.com
  • M-20/234 Ami Appt,
    Nr.Naranpura Tele-Exch,
    Naranpura,
    Ahemdabad-380063
    Gujarat,India.
Copyright © 2025. IJARIIE. All Rights Reserved.