Call for Papers:Vol.8 Issue.4

Submission
Last date		 31-Aug-2022
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-8,Issue-4. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

Archives

IJARIIE Board

Downloads

Android App

Download IJARIIE APP

Authors

Title: :  FPGA based implementation of new hybrid configuration 31 level inverter with reduced number of switches for reduced THD
PaperId: :  4073
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 3 Issue 2 2017
DUI:    16.0415/IJARIIE-4073
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
Ms.C.KowsalyaKathir College of Engineering
Mrs.S.KalaivaniKathir College of Engineering

Abstract

Power Electronics and Drives
IGBT, Gate drivers, Multilevel inverter, Hybrid level, MATLAB/SIMULINK.
Application of multilevel inverters for higher voltage goals in industries has become more popular. In this study, new structures for symmetric, asymmetric and hybrid multilevel inverter are recommended. The proposed structure is used in high-voltage levels. The proposed structure can generate a great number of voltage levels with minimum number of power electronic components such as Insulated Gate Bipolar Transistors (IGBT) and gate drivers. For proposed asymmetric and hybrid inverter, new methods for determination of DC voltage sources values are presented. Comparison of the results of various multilevel inverters is presented to reflect the merits of the recommended structures. The operations of the proposed multilevel inverter structures are verified with the experimental and simulation results of an asymmetric 31-level. Fundamental frequency-switching method is applied to the new topologies to trigger the power switches for controlling the voltage levels generated on the output. Verification of the analytical results is performed using MATLAB/SIMULINK software.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE Ms.C.Kowsalya, and Mrs.S.Kalaivani. "FPGA based implementation of new hybrid configuration 31 level inverter with reduced number of switches for reduced THD" International Journal Of Advance Research And Innovative Ideas In Education Volume 3 Issue 2 2017 Page 651-658
MLA Ms.C.Kowsalya, and Mrs.S.Kalaivani. "FPGA based implementation of new hybrid configuration 31 level inverter with reduced number of switches for reduced THD." International Journal Of Advance Research And Innovative Ideas In Education 3.2(2017) : 651-658.
APA Ms.C.Kowsalya, & Mrs.S.Kalaivani. (2017). FPGA based implementation of new hybrid configuration 31 level inverter with reduced number of switches for reduced THD. International Journal Of Advance Research And Innovative Ideas In Education, 3(2), 651-658.
Chicago Ms.C.Kowsalya, and Mrs.S.Kalaivani. "FPGA based implementation of new hybrid configuration 31 level inverter with reduced number of switches for reduced THD." International Journal Of Advance Research And Innovative Ideas In Education 3, no. 2 (2017) : 651-658.
Oxford Ms.C.Kowsalya, and Mrs.S.Kalaivani. 'FPGA based implementation of new hybrid configuration 31 level inverter with reduced number of switches for reduced THD', International Journal Of Advance Research And Innovative Ideas In Education, vol. 3, no. 2, 2017, p. 651-658. Available from IJARIIE, http://ijariie.com/AdminUploadPdf/FPGA_based_implementation_of_new_hybrid_configuration_31_level_inverter_with_reduced_number_of_switches_for_reduced_THD_ijariie4073.pdf (Accessed : 26 January 2021).
Harvard Ms.C.Kowsalya, and Mrs.S.Kalaivani. (2017) 'FPGA based implementation of new hybrid configuration 31 level inverter with reduced number of switches for reduced THD', International Journal Of Advance Research And Innovative Ideas In Education, 3(2), pp. 651-658IJARIIE [Online]. Available at: http://ijariie.com/AdminUploadPdf/FPGA_based_implementation_of_new_hybrid_configuration_31_level_inverter_with_reduced_number_of_switches_for_reduced_THD_ijariie4073.pdf (Accessed : 26 January 2021)
IEEE Ms.C.Kowsalya, and Mrs.S.Kalaivani, "FPGA based implementation of new hybrid configuration 31 level inverter with reduced number of switches for reduced THD," International Journal Of Advance Research And Innovative Ideas In Education, vol. 3, no. 2, pp. 651-658, Mar-App 2017. [Online]. Available: http://ijariie.com/AdminUploadPdf/FPGA_based_implementation_of_new_hybrid_configuration_31_level_inverter_with_reduced_number_of_switches_for_reduced_THD_ijariie4073.pdf [Accessed : 26 January 2021].
Turabian Ms.C.Kowsalya, and Mrs.S.Kalaivani. "FPGA based implementation of new hybrid configuration 31 level inverter with reduced number of switches for reduced THD." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 3 number 2 (26 January 2021).
Vancouver Ms.C.Kowsalya, and Mrs.S.Kalaivani. FPGA based implementation of new hybrid configuration 31 level inverter with reduced number of switches for reduced THD. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2017 [Cited : 26 January 2021]; 3(2) : 651-658. Available from: http://ijariie.com/AdminUploadPdf/FPGA_based_implementation_of_new_hybrid_configuration_31_level_inverter_with_reduced_number_of_switches_for_reduced_THD_ijariie4073.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads


Last download on 1/26/2021 5:10:54 AM

Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
VIDEO DUPLICATE AND FORGED FRAME DETECTION USING TWO-FOLD OPTICAL FLOW AND CORRELATIONElectronics and Communication EngineeringA.RAJA JINU Download
Wireless Body Area Networks Using Machine LearningComputer EngineeringAmarnath.S Download
ESP32 CAM MOTION DETECTOR WITH PHOTO CAPTURE USING PIR SENSORElectronics and Communication EngineeringMs. Jayashree cs Download
IMPLEMENTATION OF PICORV-32 USING ASIC DESIGNELECTRONICS AND COMMUNICATIONRITHESHWAR M Download
Smart Ambulance by IOTElectronics and Communication EngineeringMr. Manjunathraddi Bentur Download
IoT Based Secured Logistics ManagementElectronics and Communication EngineeringDr.S.P.Vimal Download
METRO ETHERNET BACKBONE NETWORK DESIGN OF SURABAYA CITY IN 2028 USING HEURISTICS GROOMING ALGORITHM AND FORECASTING RAPP’S FORMULATelecommunication EngineeringSukiswo Download
Modular Actuating SystemElectronics and Communication EngineeringArpitha M Download
Instant Braille KeypadElectronics and communicationVedapriya M N Download
INDUSTRIAL AUTOMATION USING LoRaElectronics And Communication EngineeringGowthaman.S Download
A SURVEY OF OPTIMIZATION OF ROUTING PROTOCOL IN WIRELESS SENSOR NETWORK USING REINFORCEMENT LEARNING TECHNIQUEWireless Sensor networksK.Anitha Download
Device for mental wellbeing and focus on demandElectronics and communication engineeringMonica.R Download
DESIGN AND VERIFICATION OF I2C PROTOCOL USING UVM.Electronics and Communication EngineeringMs. Bhagya F Radder Download
IOT and Arduino based Real-Time Noise and Air Pollution Monitoring and Alert SystemElectronics and communication engineering Pramodh Kumar R Download
An Attempt for Digital Image Processing Using Shiftkeing TechniquesElectronics & Communication Sandip Rajendra Udawant Download
12