ANALYSIS AND DESIGN OF HIGH PERFORMANCE LOW POWER 8*8 VEDIC MULTIPLIER

K.Brindha Devi¹, D.Tamilselvi², K.Selvapriya³, S.Kiruthiga⁴

¹ Assistant professor, ECE, Vivekanandha College of Engineering for Women, Tamilnadu, India ² UG-Student, Name ECE, Vivekanandha College of Engineering for Women, Tamilnadu, India ³ UG-Student, Name ECE, Vivekanandha College of Engineering for Women, Tamilnadu, India

⁴ UG-Student, Name ECE, Vivekanandha College of Engineering for Women, Tamilnadu, India

ABSTRACT

Multiplier plays an vital role in high performance of the system. Multiplication is the basic operation and the speed is limited by the adders used in the architecture. In this paper we have improved the processor speed there by reducing the delay. The speed of the processor is increased by one of the mathematical approach, Vedic mathematics. On the whole in Vedic mathematics Urdhva Triyakbhyam Sutra is used. Addition to this carry skip techniques is realized. An 8 bit multiplier is realized using 4 bit multiplier and thereby reducing the number of logic gates and delays. Simulation is carried out by using Xilinx software. Multipliers are mainly concentrated on speed, area and memory required.

Keyword: Vedic Multiplier, Urdhva Triyakbhyam Sutra, Delay, Carry skip technique, Xilinx

1 Introduction

Mathematics, resulting from the Veda, provides one line, physical and fast methods along with quick cross checking systems. Multiplication is the important operation performed in processors. Integrating Vedic mathematics for the multiplier design will enhance the speed of the multiplication operation. Multipliers are significant constituent in today's image signal and other digital signal processing applications. Scientific progression has brought to design multiplier which makes propose with high speed, low power consumption, less area in single multiplier thus making them appropriate for various high speed, low power and compacted VLSI implementation. Multiplication is the core component in DSP application. Multiplication is the dominating factor in many applications. A Vedic process is very quick and requires less hardware. For composite applications need of quicker multiplier chip is required. The Vedic multiplier brings alter in good quality organization for a processor than any other system.

1. Vedic Multiplication

Vedic method of mathematics is primarily based on sixteen sutras. It was reconstructed by Swami Bharathi Krishna in 20th century. Vedic Mathematics converts a monotonous theme into a playful and enjoyable one .Vedic Mathematics with its unique skin tone has the inbuilt probable to solve the psychological problem in Mathematics. It can be pertinent to various division of engineering with some algorithms. Here we used vertical and cross wise technique.

1.2 Urdhva Triyakbhyam Sutra (Vertical and Cross wise technique)

Among the sixteen sutras we use two sutras for multiplication purpose. One is Urdhva Triyakbhyam i.e., vertical and cross wise technique and other is nikilam sutra i.e., all from 9 and the last from 10. The sutras provide efficient time for calculation and partial sums are obtained in a single step.

Urdhva Triyakbhyam is explained by multiplication of two decimal numbers.




Fig1: Multiplication Of Two Decimal Numbers

Similarly for two bit binary numbers vertical and cross wise technique is employed.

1.2 Tabulation

The sixteen sutras are explained as follows:

S.NO	SUTRAS	MEANINGS		
1.	Ekadhikina Purvena	By one more than the		
		previous one		
2.	Nikhilam	All from 9 and the last		
	Navatashcaramam	from 10		
3.	Urdhva-Tiryagbyham	Vertically and crosswise		
4.	Paraavartya Yojayet	Transpose and adjust		
5.	Shunyam	When the sum is the		
	Saamyasamuccaye	same that sum is zero.		
6.	Shunyamanyat	If one is in ratio, the other		
		is zero		
7.	Sankalana-	By addition and by		
	vyavakalanabhyam	subtraction		
8.	Puranapuranabyham	By the completion or non-		
		completion		
9.	Chalana-Kalanabyham	Differences and		
		Similarities		
10.	Yaavadunam	Whatever the extent of its		
		deficiency		
11.	Vyashtisamanstih	Part and Whole		
12.	Shesanyankena Charamena	The remainders by the		
		last digit		
13.	Sopaantyadvayamantyam	The ultimate and twice		
		the penultimate		


14.	Ekanyunena Purvena	By one less than the
		previous one
15.	Gunitasamuchyah	The product of the sum is
		equal to the sum of the
16.	Gunakasamuchyah	The factors of the sum is
		equal to the sum of the

2. Algorithm for 4-Bit Urdhva Triyakbhyam

Multip	olicant	A3 /	42 A	A 1	A0	
Multij	plier	B3 1	B2 E	31	B 0	
						-
Product	S T	U V	W	x	Y	Z
	P7 P6	P5 P4	Р3	P2	P1	P0


3. Proposed Vedic Multiplier Architecture

In the proposed 8×8 Vedic multiplier architecture utilizes 4×4 multiplier block. In this method partial product generation and addition are done concurrently. This is well suited for binary multiplication and in turn reduces delay there by increasing the speed of the multiplier. Computational speed of multiplication is increased compared to normal multiplication.



.Fig2: Block Diagram Of 8*8 Vedic Multiplier

3.2 Architecture



3.3. Speed

Vedic multiplier is more rapidly than array and booth multiplier. Time delay is very much compact in Vedic multiplier compared to further multipliers. Vedic multiplier has numerous compensation over normal multipliers such as gate delays, number of logic level used etc., Thus Vedic multiplier shows soaring speed amid other predictable multipliers.

3.4. Power delay in gates

The power delay is the outline of value interrelated with the energy competence of logic relations. It is the product of power utilization times the input output interruption. The power burning up is reduced by using ECRAL(Efficient charge recovery adiabatic logic.

4. STIMULAION AND RESULT ANALYSIS

4.1 Implementation

In this project,8×8 bit Vedic multiplier using vertical and cross wise technique i.e.,"Urdhva Triyakbhyam" is implemented in VHDL code (Very High Speed Integrated Circuit Hardware Description language).

4.2 Comparison

The 8-bit multiplier is compared with different design in terms of total delay, logic delay and propagation delay. This can be given in the tabulation provides obvious reduction in delay. The logic delay is about 5.9ns and total delay of 15.9ns. The number of logic levels is 13. Thus the proposed design gives good performance than other popular multiplier architecture and developed the high speed intricate multiplier with reduced interruption.

Utilities	8-Bit Vedic Multiplier	4- Bit Vedic Multiplier	Array Multiplier	Booth Multiplier
Logic levels	10	13	15	18
Logic delay	5.02	7.89	8.9	10.6
Memory	15000	1509864	151988	152773
Number of 4 input LUTs	35	504	690	867

5. RESULT

5.1 RTL Schematics






FIG 4: RTL Schematic of 8*8 Vedic Multiplier

Hotest		ATA .	and the second second second second		
 A Stock B Stock	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	annon a	ande konsender indrit bei ande konseneret, incom ande konsen, konsender		
a- in Stati	11.0012	0000000	bi 2011 01200.		
n (ngalari)	0100010	00000000	20110011 21100110		
🖬 💊 (tar jalar jal	0110012	0000000	besto , bilatita	Į –	
0 🛃 🖄 🖽 🖬 🖬 🖬	9130912	0000000	())n100110		
e y fervit	0010010	0000000	bestotes		
🛚 🖌 (fr.file) (00010001	0000000	20110011	Î	
n 🕹 🖄 Bar/2	20110011	0000000	20112011	1	
0.4 If set1	00110011	hanaoada	liveration of the		
B-0 R-10x24	00110011	0000000	100110011	i la	
BA IN Datis	0010001	becedet	1001001		
Die In Serri	00110011	0000000	(tel son i	t i i i	
0-0 /tr.ttes/7		0000000			
5. 6 Reit	\$100001 BUL 000	(01000000	THE OWNER ADDRESS OF TAXABLE PARTY OF TAXABLE PARTY.		

FIG 5: Output of Normal 8*8 Multiplier





5.2. Advantages

The advantages of Vedic multiplier are

- \checkmark Amplify the rate of the system
- \checkmark To gain good competence of the system.
- \checkmark Diminish the instance interruption as well as path delay.

6. CONCLUSION

Vedic formulas are based on the rudiments. This fascinating pasture presents some successful algorithms which can be practical to propose of Digital filters. The prospective of this turf can be used resourcefully to resolve the actual globe tribulations. The Vedic multiplier is potential to decrease area, raise speed, shrink power utilization and to reduce complication of digital FIR and IIR filters. It is probable to hold out do research work on uses of Vedic mathematical algorithms over conventional methods. FIR and IIR filters uses operations like multiplication and addition. Array and booth multiplier consumes more power and delay will be larger. Thus vedic mathematics increase the speed which determines the efficiency of the system.

6.1 Future Work

Vedic mathematics has been developed over 2500 years ago. This gives the clue of symmetric computation in multiplication. It deals with various topics of mathematics such as geometry, calculus, trigonometry, arithmetic calculations. All these methods are very efficient compared with manual calculation are concerned. If this method are implemented in hardware will drastically reduce the computational speed. This process is not been implemented in DSP and ADSP processors which employs larger number of multiplication in FFT'S

7. REFERENCES

[1]. A High-Performance FIR Filter Architecture For Fixed And Reconfigurable Applications Mohanty, B.K.; Meher, P.K.Very Large Scale Integration (VLSI) Systems, IEEE Transactions OnYear: 2016, Volume: 24, Issue: 2Pages: 444 - 452, DOI:10.1109/TVLSI.2015.2412556IEEE Journals & Magazines.]An Efficient Floating Point Multiplier Design For High Speed

[2]. Applications Using KaratsubaAlgorithm And UrdhvaTiryagbhyamAlgorithmArish,S.; Sharma, R.K.Signal Processing And Communication (ICSC), 2015 International Conference OnYear: 2015Pages: 303 - 308, .1109/Icspcom.2015.7150666IEEE Conference Publications.

[3]. Novel Vedic Mathematics Based ALU Using Application Specific ReversibilityJadhav, K.; Vibhute, A.; Iyer, S.; Dhanabal, R.Intelligent Systems And Control (ISCO), 2015 IEEE 9th International Conference OnYear: 2015Pages: 1 - 5, DOI: 10.1109/ISCO.2015.7282231IEEE Conference Publications.

[4]. Gaurav Sharma, Arjun Singh Chauhan, Himanshu Joshi and Satish Kumar Alaria, "Delay Comparison of 4 by 4 Vedic Multiplier based on Different Adder Architectures using VHDL", *International Journal of IT, Engineering and Applied Sciences Research (IJIEASR)*, ISSN:2319-4413, Volume 2, No. 6, June 2013, pp. 28-32.

BIOGRAPHIES

Г

Ms K.BrindhaDevi has completed her B.E., ELECTRONICS and COMMINUCATION ENGINEERING from Paavai College of Engineering in 2009.and M.E in Applied Electronics from Vivekanandha College of Engineering for Women in 2012.She has 4 years 5 months experience in teaching and currently holds Assistant Professor in the Department of Electronics and Communication Engineering, Vivekanandha College of Engineering for Women, Tiruchengode. She has published more than 4 papers in International Journals. She also attended 2 National and 2 International Conference. Her area of interest in VLSI ,Communication systems.
Ms. D.Tamilselvi, currently pursuing her B.E in Electronics and Communication Engineering from Vivekanandha College of Engineering for Women. Her area of interest is VLSI Design.
Ms. K.SELVA PRIYA ,currently pursuing her B.E in Electronics' and Communication Engineering from Vivekanandha College of Engineering for Women. Her area of interest is VLSI Design.
Ms. S.Kiruthiga, currently pursuing her B.E in Electronics and Communication Engineering from Vivekanandha College of Engineering for Women. Her area of interest is VLSI Design.