

# MULTIPLE CELL UPSET TOLERANT ERROR DETECTION AND CORRECTION CODE FOR SEMICONDUCTOR MEMORIES USING DSSC

Beula Sharon M<sup>1</sup>, Gulhaar S<sup>2</sup>

<sup>1,2</sup> UG Student, Department of Electronics and Communication Engineering,  
Prince Shri Venkateshwara Padmavathy Engineering College, Tamilnadu, India

## ABSTRACT

The presented project presents the implementation and evaluation of the Data Segmentation Section Code (DSSC), a new algorithm for the detection and correction of multiple transient faults in volatile memories with low cost implementation. DSSC is an ECC based on two-dimensional (2D) codes, that aims to correct and detect MCUs in memories. The proposal in split the data bits in three regions was elaborated in order to select a specific group of bit to operate the correction process. By calculating parity and diagonal check bits and syndrome bits the errors are detected and corrected region wise. This approach reduces considerably the area and power cost. Our proposed system has been coded in Verilog HDL and simulated using Xilinx 12.1

**Keyword :** - Data segmentation ,cell upsets, correction codes

## 1. INTRODUCTION

The progress in very large scale integration (VLSI) technologies improved dramatically the reliability of electronic components, restricting the use of fault tolerance in a very restrictive number of application domains. We recently reached a point where these trends are reversed. Drastic device shrinking, increased complexity, power supply reduction, and increasing operating speeds that accompany the technological evolution to nano metric technologies have reduced dramatically the reliability of deep submicron ICs. A significant problem related to soft errors induced on one hand by alpha particles produced by radioactive isotope traces found in packaging, bonding, and die materials and on the other hand by atmospheric neutrons created by the interaction of cosmic rays with the earth atmosphere. While alpha particles are electrically charged and create a track of electron hole pairs when they pass through an IC, neutrons are electrically neutral and create soft errors in an indirect manner: a high energy neutron may interact with a silicon, oxygen, or other atom of the chip to create electrically charged secondary particles able to induce soft errors. It is to noted that the interaction can create numerous secondary particles that could simultaneously affect several circuit nodes. The small size of the transistors or capacitors, combined with cosmic ray effects, causes occasional errors in stored information in large, dense RAM chips, particularly those that are dynamic. These errors can be detected and corrected by employing error-detecting and correcting codes in RAMs

## 2. EXISTING SYSTEM

Joaquin Gracia-Moran proposes an Improving Error Correction Codes for Multiple-Cell Upsets in Space Applications. Currently, faults suffered by SRAM memory systems have increased due to the aggressive CMOS integration density. Thus, the probability of occurrence of single-cell upsets (SCUs) or multiple-cell upsets (MCUs) augments. One of the main causes of MCUs in space applications is cosmic radiation. A common solution is the use

of error correction codes (ECCs). Nevertheless, when using ECCs in space applications, they must achieve a good balance between error coverage and redundancy, and their encoding/decoding circuits must be efficient in terms of area, power, and delay. Different codes have been proposed to tolerate MCUs. For instance, Matrix codes use Hamming codes and parity checks in a bi-dimensional layout to correct and detect some patterns of MCUs. Recently presented, column–line–code (CLC) has been designed to tolerate MCUs in space applications.

### 3. PROPOSED SYSTEM

The implementation and evaluation of the Data Segmentation Section Code (DSSC), a new algorithm for the detection and correction of multiple transient faults in volatile memories with low cost implementation. The experimental results measuring error coverage composed by detection and correction analysis, area, power and delay overheads have shown that DSSC is an excellent option to counteract with MCUs. DSSC is an ECC based on two-dimensional (2D) codes, that aims to correct and detect MCUs in memories.

#### 3.1 Encoding And Decoding Process

The code presented in this paper codifies 16 data bits in 32 bits. However, only parity bits are used in encoding data bits to reduce the cost of implementation. Here the diagonal bits, parity bits and the check bits are being calculated. After the calculation of the redundancy bits, the encoding process ends and the 32 bits can be stored. Note that the  $D_i$  bits and  $C_b$  bits are positioned between the data bits and  $C_b$  bits, in order to improve the efficiency of DSSC against MCUs characterized by adjacent error patterns.




Fig -1 DSSC Encoder

The decoding process of DSSC is done by the syndrome estimation consists of a XOR operation between the redundancy data stored and the recalculated redundancy bits ( $RD_i$ ,  $RP$ , and  $RC_b$ ). Therefore, the values for the Syndrome of Diagonal ( $SD_i$ ), Parity ( $SP$ ) and Check bits ( $SC_b$ ) are estimated. After the calculation of the Syndromes, one of these two conditions need to be satisfied before the error correction execution: (i) both  $SD_i$  and  $SP$  vectors must have at least one value equal to one; (ii) more than one  $SC_b$  value is equal to one. These conditions allow the algorithm to detect an error in the data bits region. Their applicability will be explained with more details subsequently. In this phase of the decoding process, a specific region of the data bits is selected to be corrected. The proposal in split the data bits in three regions was elaborated in order to select a specific group of bit to operate the correction process. This approach reduces considerably the area and power cost.




Fig -2 DSSC Decoder

3.2 Results and Analysis




Fig-3 shows the output of the encoder




Fig-4 shows the output of the decoder

Module Name	Status	Accessed	Errors	Warnings	Notes
Target Device	Success	7/22/2019 10:10:10 AM	0	0	
Product Version	10.1.0				
Device Memory	16384 (16384)				
Configuration	Success				

Module Name	Status	Accessed	Errors	Warnings	Notes
Configuration Project	Success	7/22/2019 10:10:10 AM	0	0	
Configuration Project	Success				
Configuration Project	Success				

Fig-5 represents the synthesis analysis of the existing system

Design Goal:	Minimize	Modeling Metric:	
Design Strategy:	Logic Inhibit (checked)	Timing Constraints:	
Environment:	System Settings	Fast Timing Screen:	

Device Utilization Summary (utilization of resources)			
Logic Utilization	Used	Available	Utilization
Number of Cells		29	900
Number of 4 Input LUTs		86	2020
Number of bonded I/Os		407	800

Detailed Reports					
Report Name	Status	Generated	Errors	Warnings	Notes
synthesis Report	Current	Wed Nov 7 06:46:24 2018	0	24 Warnings (24 items)	0
Map Report					

Fig-6 represents the synthesis analysis of the proposed system

#### 4. CONCLUSIONS

The proposed Data Segmentation Section Code (DSSC) an error detection/correction code for memory devices subjected to multiple cell upsets (MCUs). is based on parity codes and interleaving techniques to deal with several patterns of MCUs. DSSC is shown as the lowest cost code among all evaluated codes. The utilization of Hamming and Extended Hamming in the ECCs Matrix and CLC has brought advantages in error coverage. However, this also increased heavily the cost of both codes when compared with DSSC. Regarding the experimental results, DSSC presents the best results for all fault scenarios which means that DSSC has the better tradeoff between error coverage and implementation cost than all codes analyzed

#### 5. REFERENCES

- [1]. Hazucha, P. Svensson, C. (2000) 'Impact of CMOS technology scaling on the atmospheric neutron soft error rate,' IEEE Transaction on Nuclear Science, v. 47, n. 6, pp. 2586-2594.
- [2]. Barnes, K. Barth, J. Johnston, A. Kayali, S.LaBel, K. Marshall, C. O'Bryan, M. Reed, R. Seidleck, C. (2000) 'A roadmap for NASA's radiation effects research in emerging microelectronics and photonics,'IEEE Aerospace Conference, v. 5, pp. 535-545.
- [3]. Ferreyra, P. Ferreyra, R. Gaspar, J. Marques, P. (2005) 'Failure map functions and accelerated mean time to failure tests: New approaches for improving the reliability estimation in systems exposed to single event upsets,'IEEE Transaction on Nuclear Science, v. 52, n. 1, pp. 494- 500.
- [4]. Auzanneau, F. Bonhomme, Y. Evain, S. Gherman, V. (2011) 'Programmable extended SEC-DED codes for memory errors,'IEEE VLSI Test Symposium (VTS), pp. 140-145.