

# PERFORMANCE OF CASCADED MULTILEVEL INVERTER BASED ON SWITCHED CAPACITOR

S.RamaDevi<sup>1</sup>, V.Srinivas<sup>2</sup>

<sup>1</sup> Student, EEE Department, Nigama Engineering College, Telangana, India

<sup>2</sup> Asst.Prof, EEE Department, Nigama Engineering College, Telangana, India

## ABSTRACT

*In this project a cascaded multilevel inverter based on switched-capacitor for single phase Induction motor drive has proposed. The proposed topology is mainly focused on low number of switches for drive applications. A novel switched-capacitor cascaded multilevel inverter is proposed in this paper, which is designed by a switched-capacitor frontend and H-Bridge backend. Through the conversion of series and parallel connections, the switched capacitor frontend increases the number of voltage levels. The output harmonics and the component counter can be significantly mitigated by increasing number of voltage levels. However, it is difficult to obtain a high-frequency inverter with both simple circuit topology and straightforward modulation strategy. A novel switched-capacitor cascaded multilevel inverter is proposed in this paper, which is designed by a switched-capacitor frontend and H-Bridge backend. Through the conversion of series and parallel connections, the switched capacitor frontend increases the number of voltage levels. The output harmonics and the component counter can be significantly mitigated by increasing number of voltage levels. A Solar PV has used as input to the proposed system which then converted to AC to feed IM. A new control strategy has proposed based on Multi-carrier PWM technique to control inverter switches. To analyze the proposed system is designed using MATLAB software. The Performance is analyzed interms of THD, line and phase voltages, speed and torque of the machine.*

**Keyword:** - Cascaded Multilevel Inverter, Switched capacitor, THD, Solar PV

## 1. INTRODUCTION

Multilevel inverter is an effective solution to increase power capacity without synchronization consideration, so the higher power capacity can be easily achieved by multilevel inverter with reduced switch stress. Non polluted sinusoidal waveform with the lower Total Harmonic Distortion is critically caused by long track distribution in HFAC PDS. The higher number of voltage levels can effectively decrease total harmonics content of staircase output, thus significantly simplifying the filter design. HF power distribution is applicable for small-scale and internal closed electrical network in Electric vehicle due to moderate size of distribution network and effective weight reduction. The consideration of operation frequency has to make compromise between the ac inductance and resistance, so multilevel inverter with the output frequency of about 20 kHz is a feasible trial to serve as power source for HF EV application. Since the input inductor of the boost converter operates in DCM, a high-frequency filter composed by an inductor  $L_f$  and capacitor  $C_f$  must be used in the preregulator input in order to reduce the input current ripple, as presented in Fig. 1.3 However, a problem presented by the boost preregulator operating in DCM is the input current distortion, presenting a third-harmonic component.

The conventional topologies of multilevel inverter fundamentally are diode-clasped and capacitor-cinched sort. The former utilizes diodes to clasp the voltage level, and the recent uses extra capacitors to clip the voltage. The higher number of voltage levels can then be acquired; on the other hand, the circuit be-comes to a great degree intricate in these two topologies. An alternate sort of multilevel inverter is fell H-Bridge built by the arrangement association of H-Bridges. The fundamental circuit is like the established H-span DC-DC converter. The fell structure expands the framework dependability due to the same circuit cell, control structure and balance. How-ever, the disservices went up against by fell structure are more switches and various inputs. With a specific end goal to expand two voltage levels in staircase yield, a H-Bridge built by four force switches and an individual info are required. Theoretically,


fell H-Bridge can get staircase yield with any number of voltage levels, yet it is improper to the applications of expense sparing and information confinement.

Various studies have been performed to expand the quantity of voltage levels. An super capacitor (SC) based multilevel circuit can adequately expand the quantity of voltage levels. Notwithstanding, the control methodology is perplexing, and EMI issue gets to be more regrettable because of the intermittent data current. A solitary stage five-level pulse width-tweaked (PWM) inverter is constituted by a full scaffold of diodes, two capacitors and a switch. Be that as it may, it just furnishes yield with five voltage levels, and higher number of voltage levels is restricted by circuit structure. A SC-based fell inverter was given SC frontend and full extension backend. Notwithstanding, both entangled control and expanded parts utmost its application . The further study was introduced utilizing arrangement/parallel transformation of SC. Then again, it is improper to the applications with HF out-put due to multicarrier PWM (MPWM). On the off chance that yield recurrence is around 20 kHz; the bearer recurrence achieves a few megahertz. To be specific, the transporter recurrence in MPWM is handfuls times of the yield recurrence. Since the bearer frequency decides the exchanging recurrence, a high exchanging misfortune is certain for the purpose of high-recurrence yield. A help multilevel inverter situated in fractional charging of SC can expand the quantity of voltage levels hypothetically. In any case, the control system is muddled to actualize incomplete charging. Along these lines, it is a testing errand to present a SC-based multi-level inverter with high-recurrence yield, low-yield harmonics, and high transformation productivity. Taking into account the study circumstance previously stated, a novel multi-level inverter and straightforward tweak methodology are displayed to serve as HF force source. Whatever is left of this paper is sorted out as takes after.

**2. PROPOSED SYSTEM**

**2.1 circuit topology**

The circuit topology of nine-level inverter ( $N1 = 2, N2 = 2$ ), where  $S1, S2, S1, S2$  as the switching devices of SC circuits (SC1 and SC2) are used to convert the series or parallel connection of  $C1$  and  $C2$  is shown in fig 1.  $S1a, S1b, S1c, S1d, S2a, S2b, S2c, S2d$  are the switching devices of cascaded H-Bridge.  $V_{dc1}$  and  $V_{dc2}$  are input voltage.  $D1$  and  $D2$  are diode to restrict the current direction.  $I_{out}$  and  $V_o$  are the output current and the output voltage, respectively.



**Fig-1:** Proposed circuit Topology

The proposed circuit is comprised of the SC frontend and fell H-Bridge backend. In the event that the quantities of voltage levels acquired by SC frontend and fell H-Bridge backend are  $N1$  and  $N2$  , individually, the quantity of voltage levels is  $2 \times N1 \times N2 + 1$  in the whole operation cycle.

**2.2 Symmetrical Modulation**

There are numerous regulation routines to control the multilevel inverter, the prominent balances are the space vector tweak, the multicarrier PWM, and the particular symphonious disposal, sub harmonic pulse width modulation, and so forth. Notwithstanding, the greater part of them incredibly expand the bearer recurrence that is handfuls times the recurrence of yield. A symmetrical stage shift tweak (PSM) is brought into the proposed multilevel inverter. The sym-metrical PSM guarantees the yield voltage of full scaffold is sym-metrical to the transporter, so voltage levels can be superimposed symmetrically and bearer recurrence is twice as that of the out-put recurrence . The structure of symmetrical PSM is demonstrated in Fig. 2(a), and the operational waveform of symmetrical PSM is demonstrated in Fig. 2(b).




Fig-2: Output voltage decomposition for mode 1.

The logic operations of gate signals are

$$\text{gate1} = \text{XOR}\{Q(RS), Q(D)\}$$

$$\text{gate2} = \text{XOR}\{Q(RS), Q(D)\}$$

$$\text{gate3} = \text{XOR}\{\text{AND}\{Q(RS), \text{NOT}(PWM)\}, Q(D)\}$$

$$\text{gate4} = \text{XOR}\{\text{AND}\{Q(RS), \text{NOT}(PWM)\}, Q(D)\}$$


A controlled PWM with pulse width  $\delta$  is symmetrically generated by the comparisons of the triangle carrier  $V_c$  and modulation. Signal  $V_m$ . The rising edge matching of  $V_c$  and  $V_m$  triggers the polarity inversion of the leading bridge, while the falling edge matching of  $V_c$  and  $V_m$  triggers the polarity inversion of the lagging bridge. When  $V_m$  has a change  $V_m$ , this modulation simultaneously moves gate1 and gate3 in the opposite direction. Thus, the derived  $V_{ab}$  is symmetrical with respect to  $V_c$ .

### 2.3. Operation Cycles:

Fig. 3 shows the perfect waveforms of proposed inverter.  $V_c$  is the triangular transporter, and  $V_{pp}$  is the crest estimation of  $V_c$ . The regulation signs of triangular bearer are  $V_m 1c$ ,  $V_m 1b$ ,  $V_m 2c$  and  $V_m 2b$ .  $V_m 1b$  and  $V_m 2b$  are utilized to control stage movement edges of H-Bridge 1 and H-Bridge 2, individually, and  $\delta_i$  is the span of voltage levels controlled by them.  $V_m 1c$  and are utilized to control the option operations of SC1, and SC2, separately, and  $\alpha_i$  is the length of time of voltage levels controlled by them. Therefore, the drive signs of H-Bridge switches ( $S1a$ ,  $S1b$ ,  $S1c$ ,  $S1d$ ,  $S2a$ ,  $S2b$ ,  $S2c$ ,  $S2d$ ) are stage moved heartbeat signs, while the drive signs of SC switches ( $S1$ ,  $S2$ ,  $S1_$ ,  $S2_$ ) are reciprocal heartbeat signals. Two operational modes are introduced as demonstrated in Fig. Mode 1 is like mode 2 separated from the distinctive positions of tweak signs ( $V_m 1c$ ,  $V_m 1b$ ,  $V_m 2c$ ,  $V_m 2b$ ). Therefore, the spans of every voltage level are controlled by regulation flags in both mode 1 and mode 2.

Dynamic circuits of the operational mode 1 are shown in Fig. 4.  $R_e$  is the equal burden. At the point when  $t$  fulfills  $t_0 \leq t < t_1$  in Fig. 3(a), the switches  $S1a$ ,  $S1b$ ,  $S2a$ ,  $S2b$  are determined by the entryway source voltage, individually. H-Bridges 1 and 2 are in freewheeling state, and yield voltage meets 0. The voltages on Bus 1 and Bus 2 are  $V_{in}$  also. The current stream of this time interim is indicated in Fig. 4(a). At the point when  $t$  fulfills  $t_1 \leq t < t_2$  in Fig. 3(a), the switches  $S1a$ ,  $S1b$ ,  $S2a$ ,  $S2c$  are determined by the entryway source voltage, respectively. H-Bridge 1 is in freewheeling state, and H-Bridge 2 is in positive leading state. Yield voltage approaches  $V_{in}$ . The


voltages on Bus 1 and Bus 2 are  $V_{in}$  also. The current stream of this time interim is demonstrated in Fig. 4(b). At the point when  $t$  fulfills  $t_2 \leq t < t_3$  in Fig. 3(a), the switches  $S_{1a}$ ,  $S_{1c}$ ,  $S_{2a}$ ,  $S_{2c}$  are determined by the door source voltage, respectively. H-Bridges 1 and 2 are in positive directing state. Yield voltage parallels  $2V_{in}$ . The volt-ages on Bus 1 and Bus 2 are  $V_{in}$  also. The current stream of this time interim is indicated in Fig. 4(c). At the point when  $t$  fulfills  $t_3 \leq t < t_4$  in Fig. 3(a), the switches  $S_{1a}$ ,  $S_{1c}$ ,  $S_{2a}$ ,  $S_{2c}$  are determined by the door source voltage, respectively. H-Bridges 1 and 2 are in positive directing state. Yield voltage parallels  $3V_{in}$ . Since  $S_1^1$  and  $S_2^1$  are on, the capacitor C1 keeps charged to  $V_{in}$  ( $V_{dc1} = V_{dc2} = V_{in}$ ), and the capacitor C2 is released. The voltages on Bus 1 and Bus 2 are  $V_{in}$  and  $2V_{in}$ , individually. The current stream of this time interim is indicated in time.



**Fig-3:** Operational waveforms of the proposed multilevel inverter. (a) Operational mode 1. (b) Operational mode 2

When  $t$  satisfies  $t_4 \leq t < t_5$  in Fig. 3(a), the switches  $S_{1a}$ ,  $S_{1c}$ ,  $S_{2a}$ ,  $S_{2c}$  are driven by the gate-source voltage, respectively. H-Bridges 1 and 2 are in positive conducting state. Output voltage equals  $4V_{in}$ . Because  $S_1$  and  $S_2$  are

on, the capacitor  $C_1$  and  $C_2$  are discharged. The voltages on Bus 1 and Bus 2 both are  $2V_{in}$ . The current flow of this time interval is shown in Fig. 4(e).



**Fig-4:** Active circuits for different operation intervals in the operational mode 1: (a)  $t_0 - t_1$ ; (b)  $t_1 - t_2$ ; (c)  $t_2 - t_3$ ; (d)  $t_3 - t_4$ ; (e)  $t_4 - t_5$ ; (f)  $t_5 - t_6$ ; (g)  $t_6 - t_7$ ; (h)  $t_7 - t_8$ .

The operations in  $t_5 \leq t < t_6$ ,  $t_6 \leq t < t_7$ , and  $t_7 \leq t < t_8$ , are the same as the operations in  $t_3 \leq t < t_4$ ,  $t_2 \leq t < t_3$ , and  $t_1 \leq t < t_2$ , respectively. The dynamic circuits are demonstrated in Fig. 4(f)–(h). Contrasting and operational mode 1, the mode 2 has the diverse dynamic circuits in two time interims. At the point when  $t$  fulfills  $t_2 \leq t < t_3$  in operational mode 2 as indicated in Fig. 3(b), the switches  $S1a$ ,  $S1b$ ,  $S2a$ ,  $S2c$  are determined by the entryway source voltage, respectively. H-Bridge 1 is in freewheeling state, and H-Bridge 2 is in positive directing state. Yield voltage approaches  $2V_{in}$ . Since  $S1_$  and  $S2$  are on, the capacitor  $C1$  keeps charged to  $V_{in}$  and capacitor  $C2$  is released. The voltages on Bus 1 and Bus 2 are  $V_{in}$  and  $2V_{in}$ , separately. The current stream of this time interim is demonstrated in Fig. 5(a). Essentially, the dynamic circuit of  $t_6 \leq t < t_7$  is indicated in Fig.

The second half-cycle (from  $t_8$  on) has the comparative dynamic circuits as the first half-cycle ( $t_1 - t_8$ ), however the current will be circled in the other way to give the negative yield voltage. The relations of on-state switches and yield voltage level are depicted in Table I, and operations of two modes are looked at nearly. At the point when the operation enters another state from a nearby state, stand out force switch changes in the middle of on and off. The gadget push in exchanging gadgets of H-scaffold circuit is higher than that in SC circuit. It can likewise be discovered that the yield voltage in Mode 1 is more steady than Mode 2 because of less releasing time of exchanging capacitor.

Alongside the up-down development of regulation signs ( $V_m 1c$ ,  $V_m 1b$ ,  $V_m 2c$ ,  $V_m 2b$ ), the yield voltage of the expert postured inverter is a controllable nine-level staircase. The duration of every voltage level is dictated by the obligation cycle of SC circuit and the stage moved point of H-Bridge circuit.

#### 4 SIMULATION RESULTS




Fig-5: Simulation diagram of the proposed system




Fig-6: Proposed control strategy of pulse width modulation




Fig-7: solar PV with MPPT control






Fig-11: Vpv and Ipv of solar waveform




Fig-12: Boosted voltage after boost converter




Fig-13: Nine –level output of Proposed multi-level Inverter




Fig-14: single phase IM machine rotor Id and Iq




Fig-15: Speed and torque of the machine




Fig-16: Total Harmonic Distrtion of the output voltage

### 5. CONCLUSIONS

In this paper, a SC-based cascaded multilevel inverter with nine-level circuit topology is examined in depth. Compared with conventional cascaded multilevel inverter, the proposed inverter can greatly decrease the number of switching devices. A single carrier modulation named by symmetrical PSM, was presented with the low switching frequency and simple implementation. The result of simulation gives the feasibility of proposed circuit and



modulation method. Comparing with traditional cascade H-bridge, the number of voltage levels can be further increased by SC frontend. The number of voltage levels increases twice in half cycle of 9-level circuit. With the exponential increase in the number of voltage levels, the harmonics are significantly cut down in staircase output, which is particularly remarkable due to simple and flexible circuit topology. Meanwhile, the magnitude control can be accomplished by pulse width regulation of voltage level, so the proposed multilevel inverter can serve as HF power source with controlled magnitude and reduced harmonics. The proposed inverter can be applied to grid-connected photovoltaic system and electrical network of Electric vehicles, because the multiple dc sources are available easily from solar panel, batteries, Ultra capacitors, and fuel cells.

## 6. REFERENCES

- [1]. P. Jain and H. Pinheiro, "Hybrid high frequency AC power distribution architecture for telecommunication systems," *IEEE Trans. Aerospace Elec-tron. Syst.*, vol. 35, no. 1, pp. 138–147, Jan. 1999.
- [2]. J. Drobnik, "High frequency alternating current power distribution," in *Proc. 16th Int. Telecommun. Energy Conf., (INTELEC '94)*, Oct. 30–Nov. 3, pp. 292–296.
- [3]. B. K. Bose, M.-H. Kin, and M. D. Kankam, "High frequency AC vs. DC distribution system for next generation hybrid electric vehicle," in *Proc. IEEE Int. Conf. Ind. Electron., Control, Instrum. (IECON)*, Aug. 5–10, 1996, vol. 2, pp. 706–712.
- [4]. S. Chakraborty and M. G. Simoes, "Experimental evaluation of active filtering in a single-phase high-frequency AC microgrid," *IEEE Trans. Energy Convers.*, vol. 24, no. 3, pp. 673–682, Sep. 2009.
- [5]. R. Strzelecki and G. Benysek, *Power Electronics in Smart Electrical Energy Networks*. London, U.K.: Springer-Verlag, 2008.
- [6]. Z. Ye, P. K. Jain, and P. C. Sen, "A two-stage resonant inverter with control of the phase angle and magnitude of the output voltage," *IEEE Trans. Ind. Electron.*, vol. 54, no. 5, pp. 2797–2812, Oct. 2007.
- [7]. L. M. Tolbert, F. Z. Peng, and T. G. Habetler, "Multilevel PWM methods at low modulation indices," *IEEE Trans. Power Electron.*, vol. 15, no. 4, pp. 719–725, Jul. 2000.
- [8]. C. C. Antaloae, J. Marco, and N. D. Vaughan, "Feasibility of high-frequency alternating current power for motor auxiliary loads in vehicles," *IEEE Trans. Veh. Technol.*, vol. 60, no. 2, pp. 390–405, Feb. 2011.
- [9]. K. W. E. Cheng, "Computation of the AC resistance of multistranded conductor inductors with multilayers for high frequency switching converters," *IEEE Trans. Magn.*, vol. 36, no. 4, pp. 831–834, Jul. 2000.
- [10]. P. P. Rodriguez, M. M. D. Bellar, R. R. S. Munoz-Aguilar, S. S. Busquets-Monge, and F. F. Blaabjerg, "Multilevel clamped multilevel converters (MLC)," *IEEE Trans. Power Electron.*, vol. 27, no. 3, pp. 1055–1060, Mar. 2012.
- [11]. K. Ilves, A. Antonopoulos, S. Norrga, and H.-P. Nee, "A new modulation method for the modular multilevel converter allowing fundamental switching frequency," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3482–3494, Aug. 2012.
- [12]. H. Akagi, "Classification, terminology, and application of the modular multilevel cascade converter (MMCC)," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3119–3130, Nov. 2011.
- [13]. M. F. Kangarlu and E. Babaei, "A generalized cascaded multilevel inverter using series connection of submultilevel inverters," *IEEE Trans. Power Electron.*, vol. 28, no. 2, pp. 625–636, Feb. 2013.
- [14]. H. L. Chan, K. W. E. Cheng, and D. Sutanto, "Bidirectional phase-shifted DC–DC converter," *IEEE Electron. Lett.*, vol. 35, no. 7, pp. 523–524, Apr. 1999.
- [15]. O.-C. Mak and A. Ioinovici, "Switched-capacitor inverter with high power density and enhanced regulation capability," *IEEE Trans. Circuits Syst. I: Fundam. Theory Appl.*, vol. 45, no. 4, pp. 336–347, Apr. 1998.
- [16]. S.-J. Park, F.-S. Kang, M. H. Lee, and C.-U. Kim, "A new single-phase five-level PWM inverter employing a deadbeat control scheme," *IEEE Trans. Power Electron.*, vol. 18, no. 3, pp. 831–843, May 2003.