Call for Papers:Vol.8 Issue.4

Submission
Last date		 31-Aug-2022
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-8,Issue-4. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

Archives

IJARIIE Board

Downloads

Android App

Download IJARIIE APP

Authors

Title: :  IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING VEDIC MATHEMATICS
PaperId: :  8456
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 4 Issue 3 2018
DUI:    16.0415/IJARIIE-8456
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
Pranali A. Kale SANDIP INSTITUTE OF TECHNOLOGY & RESEARCH CENTRE NASHIK
Rajeshri N. Khairnar SANDIP INSTITUTE OF TECHNOLOGY & RESEARCH CENTRE NASHIK
Rohit P. Mahajan SANDIP INSTITUTE OF TECHNOLOGY & RESEARCH CENTRE NASHIK
Prof. Dr. Sanjeev K. Sharma SANDIP INSTITUTE OF TECHNOLOGY & RESEARCH CENTRE NASHIK

Abstract

Electronics and telecommunication engineering
Vaidic
Multipliers play a major role in processors and in many computational systems. The speed of these systems greatly depends on the speed of its multipliers. In order to enhance the speed of the systems the faster and efficient multipliers should be employed. Vedic Multiplier is one of the best solution which is capable of performing the quicker multiplications by eliminating the unwanted steps in the multiplication process. Power dissipation is another important constraint in an embedded system which cannot be neglected. The Reversible Logic has received great attention in the past recent years due to its ability in reducing the power dissipation, which is the major concern in Digital Designing. Here we present a high speed Vedic Multiplier which is efficient in terms of speed, making use of Urdhva Tiryagbhyam, a sutra for multiplication from Vedic maths. It is a simple architecture coupled with increased speed forms an unparalleled combination for serving any complex multiplication computation.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE Pranali A. Kale, Rajeshri N. Khairnar, Rohit P. Mahajan, and Prof. Dr. Sanjeev K. Sharma . "IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING VEDIC MATHEMATICS" International Journal Of Advance Research And Innovative Ideas In Education Volume 4 Issue 3 2018 Page 407-413
MLA Pranali A. Kale, Rajeshri N. Khairnar, Rohit P. Mahajan, and Prof. Dr. Sanjeev K. Sharma . "IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING VEDIC MATHEMATICS." International Journal Of Advance Research And Innovative Ideas In Education 4.3(2018) : 407-413.
APA Pranali A. Kale, Rajeshri N. Khairnar, Rohit P. Mahajan, & Prof. Dr. Sanjeev K. Sharma . (2018). IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING VEDIC MATHEMATICS. International Journal Of Advance Research And Innovative Ideas In Education, 4(3), 407-413.
Chicago Pranali A. Kale, Rajeshri N. Khairnar, Rohit P. Mahajan, and Prof. Dr. Sanjeev K. Sharma . "IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING VEDIC MATHEMATICS." International Journal Of Advance Research And Innovative Ideas In Education 4, no. 3 (2018) : 407-413.
Oxford Pranali A. Kale, Rajeshri N. Khairnar, Rohit P. Mahajan, and Prof. Dr. Sanjeev K. Sharma . 'IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING VEDIC MATHEMATICS', International Journal Of Advance Research And Innovative Ideas In Education, vol. 4, no. 3, 2018, p. 407-413. Available from IJARIIE, https://ijariie.com/AdminUploadPdf/IMPLEMENTATION_OF_HIGH_SPEED_MULTIPLIER_USING_VEDIC_MATHEMATICS_ijariie8456.pdf (Accessed : ).
Harvard Pranali A. Kale, Rajeshri N. Khairnar, Rohit P. Mahajan, and Prof. Dr. Sanjeev K. Sharma . (2018) 'IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING VEDIC MATHEMATICS', International Journal Of Advance Research And Innovative Ideas In Education, 4(3), pp. 407-413IJARIIE [Online]. Available at: https://ijariie.com/AdminUploadPdf/IMPLEMENTATION_OF_HIGH_SPEED_MULTIPLIER_USING_VEDIC_MATHEMATICS_ijariie8456.pdf (Accessed : )
IEEE Pranali A. Kale, Rajeshri N. Khairnar, Rohit P. Mahajan, and Prof. Dr. Sanjeev K. Sharma , "IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING VEDIC MATHEMATICS," International Journal Of Advance Research And Innovative Ideas In Education, vol. 4, no. 3, pp. 407-413, May-Jun 2018. [Online]. Available: https://ijariie.com/AdminUploadPdf/IMPLEMENTATION_OF_HIGH_SPEED_MULTIPLIER_USING_VEDIC_MATHEMATICS_ijariie8456.pdf [Accessed : ].
Turabian Pranali A. Kale, Rajeshri N. Khairnar, Rohit P. Mahajan, and Prof. Dr. Sanjeev K. Sharma . "IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING VEDIC MATHEMATICS." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 4 number 3 ().
Vancouver Pranali A. Kale, Rajeshri N. Khairnar, Rohit P. Mahajan, and Prof. Dr. Sanjeev K. Sharma . IMPLEMENTATION OF HIGH SPEED MULTIPLIER USING VEDIC MATHEMATICS. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2018 [Cited : ]; 4(3) : 407-413. Available from: https://ijariie.com/AdminUploadPdf/IMPLEMENTATION_OF_HIGH_SPEED_MULTIPLIER_USING_VEDIC_MATHEMATICS_ijariie8456.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads



Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
VLSI POWER MANAGEMENT THROUGH ULTRAFAST NANO ELECTROMECHANICAL SWITCHESELECTRONICS AND COMMUNICATIONMOHAMMED UBAIDULLAH Download
Development of Nanoplatform in Prevention of the occurrence of Parkinson’s Disease of Old ageELECTRONICS AND COMMUNICATIONNITIN RODHIA Download
VIDEO DUPLICATE AND FORGED FRAME DETECTION USING TWO-FOLD OPTICAL FLOW AND CORRELATIONElectronics and Communication EngineeringA.RAJA JINU Download
Wireless Body Area Networks Using Machine LearningComputer EngineeringAmarnath.S Download
ESP32 CAM MOTION DETECTOR WITH PHOTO CAPTURE USING PIR SENSORElectronics and Communication EngineeringMs. Jayashree cs Download
IMPLEMENTATION OF PICORV-32 USING ASIC DESIGNELECTRONICS AND COMMUNICATIONRITHESHWAR M Download
Smart Ambulance by IOTElectronics and Communication EngineeringMr. Manjunathraddi Bentur Download
IoT Based Secured Logistics ManagementElectronics and Communication EngineeringDr.S.P.Vimal Download
METRO ETHERNET BACKBONE NETWORK DESIGN OF SURABAYA CITY IN 2028 USING HEURISTICS GROOMING ALGORITHM AND FORECASTING RAPP’S FORMULATelecommunication EngineeringSukiswo Download
Modular Actuating SystemElectronics and Communication EngineeringArpitha M Download
Instant Braille KeypadElectronics and communicationVedapriya M N Download
INDUSTRIAL AUTOMATION USING LoRaElectronics And Communication EngineeringGowthaman.S Download
A SURVEY OF OPTIMIZATION OF ROUTING PROTOCOL IN WIRELESS SENSOR NETWORK USING REINFORCEMENT LEARNING TECHNIQUEWireless Sensor networksK.Anitha Download
Device for mental wellbeing and focus on demandElectronics and communication engineeringMonica.R Download
DESIGN AND VERIFICATION OF I2C PROTOCOL USING UVM.Electronics and Communication EngineeringMs. Bhagya F Radder Download
12