Call for Papers:Vol.11 Issue.4

Submission
Last date		 28-Aug-2025
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-11,Issue-4. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

Archives

IJARIIE Board

Downloads

Android App

Download IJARIIE APP

Authors

Title: :  Hard Systematic Error Correcting codes based Matching of Data Encoded Architecture with Low-Complexity, Low-Latency with FPGA Implementation
PaperId: :  9689
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 5 Issue 2 2019
DUI:    16.0415/IJARIIE-9689
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
S.neelimagandhiji institute of science and technology
B.G Ranjithagandhiji institute of science and technology
B.varungandhiji institute of science and technology
Ch. Chandar Raogandhiji institute of science and technology

Abstract

Electronics engineering
Data Comparison, Error-Correcting Codes (ECCs), Hamming Distance, Systematic Codes, Tag Matching.
A new architecture for matching the data protected with an error-correcting code (ECC) is presented in this brief to reduce latency and complexity. Based on the fact that the codeword of an ECC is usually represented in a systematic form consisting of the raw data and the parity information generated by encoding,the proposed architecture parallelizes the comparison of the data and that of the parity information. To further reduce the latency and complexity, in addition, a new butterfly-formed weight accumulator(BWA) is proposed for the efficient computation of the Hamming distance. Grounded on the BWA, the proposed architecture examines whether the incoming data matches the stored data if a certain number of erroneous bits are corrected. For a (40, 33) code, the proposed architecture reduces the latency and the hardware complexity by ∼32% and 9%, respectively, compared with the most recent implementation. Data comparison is widely used in computing systems to perform many operations such as the tag matching in a cache memory and the virtual-to-physical address translation in a translation look aside buffer (TLB). Because of such prevalence, it is important to implement the comparison circuit with low hardware complexity. Besides, the data comparison usually resides in the critical path of the components that are devised to increase the system performance, e.g., caches and TLBs, whose outputs determine the flow of the succeeding operations in a pipeline

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE S.neelima, B.G Ranjitha, B.varun, and Ch. Chandar Rao. "Hard Systematic Error Correcting codes based Matching of Data Encoded Architecture with Low-Complexity, Low-Latency with FPGA Implementation" International Journal Of Advance Research And Innovative Ideas In Education Volume 5 Issue 2 2019 Page 767-773
MLA S.neelima, B.G Ranjitha, B.varun, and Ch. Chandar Rao. "Hard Systematic Error Correcting codes based Matching of Data Encoded Architecture with Low-Complexity, Low-Latency with FPGA Implementation." International Journal Of Advance Research And Innovative Ideas In Education 5.2(2019) : 767-773.
APA S.neelima, B.G Ranjitha, B.varun, & Ch. Chandar Rao. (2019). Hard Systematic Error Correcting codes based Matching of Data Encoded Architecture with Low-Complexity, Low-Latency with FPGA Implementation. International Journal Of Advance Research And Innovative Ideas In Education, 5(2), 767-773.
Chicago S.neelima, B.G Ranjitha, B.varun, and Ch. Chandar Rao. "Hard Systematic Error Correcting codes based Matching of Data Encoded Architecture with Low-Complexity, Low-Latency with FPGA Implementation." International Journal Of Advance Research And Innovative Ideas In Education 5, no. 2 (2019) : 767-773.
Oxford S.neelima, B.G Ranjitha, B.varun, and Ch. Chandar Rao. 'Hard Systematic Error Correcting codes based Matching of Data Encoded Architecture with Low-Complexity, Low-Latency with FPGA Implementation', International Journal Of Advance Research And Innovative Ideas In Education, vol. 5, no. 2, 2019, p. 767-773. Available from IJARIIE, https://ijariie.com/AdminUploadPdf/Hard_Systematic_Error_Correcting_codes_based_Matching_of_Data_Encoded_Architecture_with_Low_Complexity__Low_Latency_with_FPGA_Implementation_ijariie9689.pdf (Accessed : 23 March 2019).
Harvard S.neelima, B.G Ranjitha, B.varun, and Ch. Chandar Rao. (2019) 'Hard Systematic Error Correcting codes based Matching of Data Encoded Architecture with Low-Complexity, Low-Latency with FPGA Implementation', International Journal Of Advance Research And Innovative Ideas In Education, 5(2), pp. 767-773IJARIIE [Online]. Available at: https://ijariie.com/AdminUploadPdf/Hard_Systematic_Error_Correcting_codes_based_Matching_of_Data_Encoded_Architecture_with_Low_Complexity__Low_Latency_with_FPGA_Implementation_ijariie9689.pdf (Accessed : 23 March 2019)
IEEE S.neelima, B.G Ranjitha, B.varun, and Ch. Chandar Rao, "Hard Systematic Error Correcting codes based Matching of Data Encoded Architecture with Low-Complexity, Low-Latency with FPGA Implementation," International Journal Of Advance Research And Innovative Ideas In Education, vol. 5, no. 2, pp. 767-773, Mar-App 2019. [Online]. Available: https://ijariie.com/AdminUploadPdf/Hard_Systematic_Error_Correcting_codes_based_Matching_of_Data_Encoded_Architecture_with_Low_Complexity__Low_Latency_with_FPGA_Implementation_ijariie9689.pdf [Accessed : 23 March 2019].
Turabian S.neelima, B.G Ranjitha, B.varun, and Ch. Chandar Rao. "Hard Systematic Error Correcting codes based Matching of Data Encoded Architecture with Low-Complexity, Low-Latency with FPGA Implementation." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 5 number 2 (23 March 2019).
Vancouver S.neelima, B.G Ranjitha, B.varun, and Ch. Chandar Rao. Hard Systematic Error Correcting codes based Matching of Data Encoded Architecture with Low-Complexity, Low-Latency with FPGA Implementation. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2019 [Cited : 23 March 2019]; 5(2) : 767-773. Available from: https://ijariie.com/AdminUploadPdf/Hard_Systematic_Error_Correcting_codes_based_Matching_of_Data_Encoded_Architecture_with_Low_Complexity__Low_Latency_with_FPGA_Implementation_ijariie9689.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads


Last download on 3/23/2019 10:03:25 PM

Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
DESIGN OF A CONTROL SYSTEM FOR STABILIZING WATER SUPPLY PRESSUREElectronics and CommunicationDương Quynh Nhat Download
Application of CC-Link Industrial Communication Network in Controlling a Single-Zone Fruit DryerTechnologyNguyen Thi Linh Download
Implementation of Solar Based Irrigation Systems for Optimizing Agricultural EfficiencyElectronic and Telecommunication EngineeringPrajwal Aniruddha Deshpande Download
A CLOUD BAESD TRAFFIC MANAGEMENT SYSTEMELECTRONICS & TELECOMMUNICATION ENGINEERINGRUSHIKESH SAWANT Download
Performance Evaluation of a Robotic Child Rescue System for Borewell ApplicationsElectronics and telecommunication engineeringRohan Tathe Download
IoT Based Bank Security SystemE&TC EngineeringAjay Mishra Download
A Secure and Efficient Voice-Controlled Home Automation System Using ESP32 and Web APIsElectronics and telecommunication EngineeringPrathmesh Mane Download
A smart vehicle for farming taskElectronics and TelecommunicationChaitali Panduramg Kankate Download
SOLAR WIRELESS ELECTRIC VEHICLE USING CHARGING SYSTEMElectronic and communication Hima J Download
Literature Review on Fibre Bragg Grating Sensors: Principles, Fabrication Techniques, Applications, and Future ProspectsElectronics and Communication Engineering Yashaswini D Download
Literature Survey on Smart Optical Fiber based Respiratory Monitoring systemElectronics and communication engineering Sai Priyanka A M Download
An loT Based Novel Approach to Health Emergency Management Through Real-Time Data Acquisition and AnalysisHealth sectorDr Siddesh G K Download
DESIGN AND DEVELOPMENT OF RIVER SURFACE CLEANING ROBOT USING IOTElectronics and communication engineeringBALAJI B R Download
A Solar Powered Wireless Power Transfer for Electric Vehicle (EV) ChargingElectronics and Communication EngineeringDr. Siddesh G K Download
AI-XRAY: AUTOMATED LUNG CANCER AND PNEUMONIA DETECTIONElectronics and communication engineeringYASHASWINI H M Download
12