Call for Papers:Vol.11 Issue.4

Submission
Last date		 28-Aug-2025
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-11,Issue-4. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

Archives

IJARIIE Board

Downloads

Android App

Download IJARIIE APP

Authors

Title: :  AN AREA EFFICIENT AND HIGH SPEED PROCESSOR FOR FLOATING POINT FUSED DOT PRODUCT AND FUSED ADD-SUBTRACT FOR FFT
PaperId: :  9750
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 5 Issue 2 2019
DUI:    16.0415/IJARIIE-9750
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
S.RINI SANZESPRINCE SHRI VENKATESHWARA PADMAVATHY ENIGNEERING COLLEGE
P.PRIYADHARSHINI PRINCE SHRI VENKATESHWARA PADMAVATHY ENIGNEERING COLLEGE
M.SHALINIPRINCE SHRI VENKATESHWARA PADMAVATHY ENIGNEERING COLLEGE

Abstract

ELECTRONICS AND COMMUNICATION ENGINEERING
Fast Fourier Transform(FFT), Fused Dot Product(FDP) , Fused Add-Subtract(FAS)
The Fast Fourier Transform (FFT) is one of the rudimentary operations in field of digital signal. Some of the application of the Fast Fourier Transform include Signal analysis, Data compression, Partial differential equation, Multiplication of larges integers etc.,. The FFT can be designed by radix-4 butterfly algorithm which requires needless computations and data storage. The presenting the design and simulation of a 32 bit floating point FFT processor. In our proposed method we used concept of normal Booth encoding algorithm and designed a new DADDA algorithm which can be reduced area. The proposed design is to be implemented for single precision and will be synthesized with 90nm standard cell library. The proposed design fused dot product and fused add /subtract unit take four normalized operands and compute the sum and difference as (AB ± CD) respectively. Experiment result shows that the proposed floating point FDP and FAS unit by VLSI gives high speed, low area hardware floating point FDP and FAS unit.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE S.RINI SANZES, P.PRIYADHARSHINI , and M.SHALINI. "AN AREA EFFICIENT AND HIGH SPEED PROCESSOR FOR FLOATING POINT FUSED DOT PRODUCT AND FUSED ADD-SUBTRACT FOR FFT" International Journal Of Advance Research And Innovative Ideas In Education Volume 5 Issue 2 2019 Page 807-812
MLA S.RINI SANZES, P.PRIYADHARSHINI , and M.SHALINI. "AN AREA EFFICIENT AND HIGH SPEED PROCESSOR FOR FLOATING POINT FUSED DOT PRODUCT AND FUSED ADD-SUBTRACT FOR FFT." International Journal Of Advance Research And Innovative Ideas In Education 5.2(2019) : 807-812.
APA S.RINI SANZES, P.PRIYADHARSHINI , & M.SHALINI. (2019). AN AREA EFFICIENT AND HIGH SPEED PROCESSOR FOR FLOATING POINT FUSED DOT PRODUCT AND FUSED ADD-SUBTRACT FOR FFT. International Journal Of Advance Research And Innovative Ideas In Education, 5(2), 807-812.
Chicago S.RINI SANZES, P.PRIYADHARSHINI , and M.SHALINI. "AN AREA EFFICIENT AND HIGH SPEED PROCESSOR FOR FLOATING POINT FUSED DOT PRODUCT AND FUSED ADD-SUBTRACT FOR FFT." International Journal Of Advance Research And Innovative Ideas In Education 5, no. 2 (2019) : 807-812.
Oxford S.RINI SANZES, P.PRIYADHARSHINI , and M.SHALINI. 'AN AREA EFFICIENT AND HIGH SPEED PROCESSOR FOR FLOATING POINT FUSED DOT PRODUCT AND FUSED ADD-SUBTRACT FOR FFT', International Journal Of Advance Research And Innovative Ideas In Education, vol. 5, no. 2, 2019, p. 807-812. Available from IJARIIE, https://ijariie.com/AdminUploadPdf/AN_AREA_EFFICIENT_AND_HIGH_SPEED_PROCESSOR_FOR_FLOATING_POINT_FUSED_DOT_PRODUCT_AND_FUSED_ADD_SUBTRACT_FOR_FFT_ijariie9750.pdf (Accessed : ).
Harvard S.RINI SANZES, P.PRIYADHARSHINI , and M.SHALINI. (2019) 'AN AREA EFFICIENT AND HIGH SPEED PROCESSOR FOR FLOATING POINT FUSED DOT PRODUCT AND FUSED ADD-SUBTRACT FOR FFT', International Journal Of Advance Research And Innovative Ideas In Education, 5(2), pp. 807-812IJARIIE [Online]. Available at: https://ijariie.com/AdminUploadPdf/AN_AREA_EFFICIENT_AND_HIGH_SPEED_PROCESSOR_FOR_FLOATING_POINT_FUSED_DOT_PRODUCT_AND_FUSED_ADD_SUBTRACT_FOR_FFT_ijariie9750.pdf (Accessed : )
IEEE S.RINI SANZES, P.PRIYADHARSHINI , and M.SHALINI, "AN AREA EFFICIENT AND HIGH SPEED PROCESSOR FOR FLOATING POINT FUSED DOT PRODUCT AND FUSED ADD-SUBTRACT FOR FFT," International Journal Of Advance Research And Innovative Ideas In Education, vol. 5, no. 2, pp. 807-812, Mar-App 2019. [Online]. Available: https://ijariie.com/AdminUploadPdf/AN_AREA_EFFICIENT_AND_HIGH_SPEED_PROCESSOR_FOR_FLOATING_POINT_FUSED_DOT_PRODUCT_AND_FUSED_ADD_SUBTRACT_FOR_FFT_ijariie9750.pdf [Accessed : ].
Turabian S.RINI SANZES, P.PRIYADHARSHINI , and M.SHALINI. "AN AREA EFFICIENT AND HIGH SPEED PROCESSOR FOR FLOATING POINT FUSED DOT PRODUCT AND FUSED ADD-SUBTRACT FOR FFT." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 5 number 2 ().
Vancouver S.RINI SANZES, P.PRIYADHARSHINI , and M.SHALINI. AN AREA EFFICIENT AND HIGH SPEED PROCESSOR FOR FLOATING POINT FUSED DOT PRODUCT AND FUSED ADD-SUBTRACT FOR FFT. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2019 [Cited : ]; 5(2) : 807-812. Available from: https://ijariie.com/AdminUploadPdf/AN_AREA_EFFICIENT_AND_HIGH_SPEED_PROCESSOR_FOR_FLOATING_POINT_FUSED_DOT_PRODUCT_AND_FUSED_ADD_SUBTRACT_FOR_FFT_ijariie9750.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads



Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
DESIGN OF A CONTROL SYSTEM FOR STABILIZING WATER SUPPLY PRESSUREElectronics and CommunicationDương Quynh Nhat Download
Application of CC-Link Industrial Communication Network in Controlling a Single-Zone Fruit DryerTechnologyNguyen Thi Linh Download
Implementation of Solar Based Irrigation Systems for Optimizing Agricultural EfficiencyElectronic and Telecommunication EngineeringPrajwal Aniruddha Deshpande Download
A CLOUD BAESD TRAFFIC MANAGEMENT SYSTEMELECTRONICS & TELECOMMUNICATION ENGINEERINGRUSHIKESH SAWANT Download
Performance Evaluation of a Robotic Child Rescue System for Borewell ApplicationsElectronics and telecommunication engineeringRohan Tathe Download
IoT Based Bank Security SystemE&TC EngineeringAjay Mishra Download
A Secure and Efficient Voice-Controlled Home Automation System Using ESP32 and Web APIsElectronics and telecommunication EngineeringPrathmesh Mane Download
A smart vehicle for farming taskElectronics and TelecommunicationChaitali Panduramg Kankate Download
SOLAR WIRELESS ELECTRIC VEHICLE USING CHARGING SYSTEMElectronic and communication Hima J Download
Literature Review on Fibre Bragg Grating Sensors: Principles, Fabrication Techniques, Applications, and Future ProspectsElectronics and Communication Engineering Yashaswini D Download
Literature Survey on Smart Optical Fiber based Respiratory Monitoring systemElectronics and communication engineering Sai Priyanka A M Download
An loT Based Novel Approach to Health Emergency Management Through Real-Time Data Acquisition and AnalysisHealth sectorDr Siddesh G K Download
DESIGN AND DEVELOPMENT OF RIVER SURFACE CLEANING ROBOT USING IOTElectronics and communication engineeringBALAJI B R Download
A Solar Powered Wireless Power Transfer for Electric Vehicle (EV) ChargingElectronics and Communication EngineeringDr. Siddesh G K Download
AI-XRAY: AUTOMATED LUNG CANCER AND PNEUMONIA DETECTIONElectronics and communication engineeringYASHASWINI H M Download
12