Logo
  • Home
  • About Us
    • Aim and Scope
    • Research Area
    • Impact Factor
    • Indexing
  • For Authors
    • Authors Guidelines
    • How to publish paper?
    • Download Paper format
    • Submit Manuscript
    • Processing Charges
    • Download Copyrights Form
    • Submit Payment-Copyrights
  • Archives
    • Current Issues
    • Past Issues
    • Conference Issues
    • Special Issues
    • Advance Search
  • IJARIIE Board
    • Join as IJARIIE Board
    • Advisory Board
    • Editorial Board
    • Sr. Reviewer Board
    • Jr. Reviewer Board
  • Proposal
    • Conferece Proposal
    • Special Proposal
    • Faqs
  • Contact Us
  • Payment Detail

Call for Papers:Vol.12 Issue.3

Submission
Last date
28-Jun-2026
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-12,Issue-3. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

  • How to Publish Paper
  • Submit Manuscript
  • Processing Charges
  • Submit Payment

Archives

  • Current Issue
  • Past Issue

IJARIIE Board

  • Member Of Board
  • Join As Board

Downloads

  • Authors Guidelines
  • Manuscript Template
  • Copyrights Form

Android App

Download IJARIIE APP
  • Authors
  • Abstract
  • Citations
  • Downloads
  • Similar-Paper

Authors

Title: :  DESIGN AND IMPLEMENTATION OF UART IN SYSTEM VERILOG
PaperId: :  9776
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 5 Issue 2 2019
DUI:    16.0415/IJARIIE-9776
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
k jaya swaroopgandhiji institute of science and technology
J.Chandrammagandhiji institute of science and technology
K.Bharat kumargandhiji institute of science and technology
S.chaitragandhiji institute of science and technology
A.rupeshgandhiji institute of science and technology

Abstract

Electronics engineering
Universal Asynchronous Receives and Transmits, Soft Core Implementation, Independent Platform, VHDL Respectively
In this paper we propose a technique for software implementation of an UART (Universal Asynchronous Receive-Transmit) with the goal of getting a customizable UART-core which can be used as a module in implementing a bigger system irrespective of one’s choice of implementation platform. Here at the implementation of the system in a well efficient manner there is an effective utilization of the core based on the strategy of the UART plays a crucial role in its representative analysis in a well oriented fashion on the effective strategy of the VHDL plays a crucial role in its representation in a well effective manner respectively. Here the above implementation takes place on the tool of the XILINX in a well stipulated fashion with respect to the environment oriented well efficient strategy of the 10.1 ISE plays a crucial role in its representation respectively. There is a test bench has been conducted on the well effective environment based scenario based on the stipulated fashion of its implemented strategy of FPGA related SPARTAN of 3e in a well efficient manner respectively. The simulation results as well as the test results are seen to be satisfactory.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE k jaya swaroop, J.Chandramma, K.Bharat kumar, S.chaitra, and A.rupesh. "DESIGN AND IMPLEMENTATION OF UART IN SYSTEM VERILOG" International Journal Of Advance Research And Innovative Ideas In Education Volume 5 Issue 2 2019 Page 969-974
MLA k jaya swaroop, J.Chandramma, K.Bharat kumar, S.chaitra, and A.rupesh. "DESIGN AND IMPLEMENTATION OF UART IN SYSTEM VERILOG." International Journal Of Advance Research And Innovative Ideas In Education 5.2(2019) : 969-974.
APA k jaya swaroop, J.Chandramma, K.Bharat kumar, S.chaitra, & A.rupesh. (2019). DESIGN AND IMPLEMENTATION OF UART IN SYSTEM VERILOG. International Journal Of Advance Research And Innovative Ideas In Education, 5(2), 969-974.
Chicago k jaya swaroop, J.Chandramma, K.Bharat kumar, S.chaitra, and A.rupesh. "DESIGN AND IMPLEMENTATION OF UART IN SYSTEM VERILOG." International Journal Of Advance Research And Innovative Ideas In Education 5, no. 2 (2019) : 969-974.
Oxford k jaya swaroop, J.Chandramma, K.Bharat kumar, S.chaitra, and A.rupesh. 'DESIGN AND IMPLEMENTATION OF UART IN SYSTEM VERILOG', International Journal Of Advance Research And Innovative Ideas In Education, vol. 5, no. 2, 2019, p. 969-974. Available from IJARIIE, https://ijariie.com/AdminUploadPdf/DESIGN_AND_IMPLEMENTATION_OF_UART_IN_SYSTEM_VERILOG_ijariie9776.pdf (Accessed : 13 August 2025).
Harvard k jaya swaroop, J.Chandramma, K.Bharat kumar, S.chaitra, and A.rupesh. (2019) 'DESIGN AND IMPLEMENTATION OF UART IN SYSTEM VERILOG', International Journal Of Advance Research And Innovative Ideas In Education, 5(2), pp. 969-974IJARIIE [Online]. Available at: https://ijariie.com/AdminUploadPdf/DESIGN_AND_IMPLEMENTATION_OF_UART_IN_SYSTEM_VERILOG_ijariie9776.pdf (Accessed : 13 August 2025)
IEEE k jaya swaroop, J.Chandramma, K.Bharat kumar, S.chaitra, and A.rupesh, "DESIGN AND IMPLEMENTATION OF UART IN SYSTEM VERILOG," International Journal Of Advance Research And Innovative Ideas In Education, vol. 5, no. 2, pp. 969-974, Mar-App 2019. [Online]. Available: https://ijariie.com/AdminUploadPdf/DESIGN_AND_IMPLEMENTATION_OF_UART_IN_SYSTEM_VERILOG_ijariie9776.pdf [Accessed : 13 August 2025].
Turabian k jaya swaroop, J.Chandramma, K.Bharat kumar, S.chaitra, and A.rupesh. "DESIGN AND IMPLEMENTATION OF UART IN SYSTEM VERILOG." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 5 number 2 (13 August 2025).
Vancouver k jaya swaroop, J.Chandramma, K.Bharat kumar, S.chaitra, and A.rupesh. DESIGN AND IMPLEMENTATION OF UART IN SYSTEM VERILOG. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2019 [Cited : 13 August 2025]; 5(2) : 969-974. Available from: https://ijariie.com/AdminUploadPdf/DESIGN_AND_IMPLEMENTATION_OF_UART_IN_SYSTEM_VERILOG_ijariie9776.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads


Last download on 8/13/2025 2:04:24 PM

Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
DESIGN OF A TEMPERATURE STABILIZATION HEATING CONTROL SYSTEM IN INDUSTRYElectrical Duong Quynh Nhat Download
Smart Gesture-Based Home Security System using GSM TechnologyElectronics & Communication EngineeringPalak Ambule Download
Design and Performance Evaluation of a 2×2 Circular Microstrip Patch MIMO Antenna Array for Sub-6 GHz 5G ApplicationsElectronics and Communication Engineering M Manaswi Download
Models, Mechanisms, and Multidisciplinary Applications of Electron Impact Ionisation of Atomic, Organic, and Inorganic Molecular Systems: A Theoretical StudyScienceSunirmal Das (Phd Scholar) Download
DESIGN AND PERFORMANCE ANALYSIS OF FREQUENCY RECONFIGURABLE PLANAR MONOPOLE ANTENNAS FOR WIRELESS APPLICATIONSELECTRONICS AND COMMUNICATION ENGINEERINGDr.Chetan S Download
BI-DIRECTIONAL WIRELESS CHARGING SYSTEM FOR EVELECTORNICE AND COMMUNICATION ENGINEERINGABISHEK M Download
Robust And Efficient Phase Estimation in legged Robots Via Signal Imaging And Deep Neural NetworksElectronics and Communication EngineeringJayadevappa R.S Download
Advanced human rescue water robot: A Survey on IoT-Based Techniques for aquatic rescue assistanceElectronics and Communication B. N. Madhukar Download
A Smart Hydroponics farming system using exact inference in bayesian networkelectronics and communication engineeringSandeep V R Download
Pathole Detection and Refilling Robot using ESP32ELECTRONICS AND COMMUNICATION ENGINEERINGAnjum kouser Download
Synap SenseElectronics EngineeringAmogh M U Download
INTEGRATED DAM AUTOMATION USING IOTElectronics and communicationTanuja T Download
Automatic Detection & Notification of Potholes and Humps on Roads to Aid DriverElectronics and CommunicationDivya K Download
Living Smarter: The Role of Smart Appliances in Assisted LivingIoT EngineeringKalidass M Download
AI ASSISTED TELE MEDICINE KIOSK FOR RURAL INDIAELECTRONICS AND COMMUNICATION ENGINEERINGProf. Farzana Parveen B.A Download
12
For Authors
  • Submit Paper
  • Processing Charges
  • Submit Payment
Archive
  • Current Issue
  • Past Issue
IJARIIE Board
  • Member Of Board
  • Join As Board
Privacy and Policy
Follow us

Contact Info
  • +91-8401209201 (India)
  • +86-15636082010 (China)
  • ijariiejournal@gmail.com
  • M-20/234 Ami Appt,
    Nr.Naranpura Tele-Exch,
    Naranpura,
    Ahemdabad-380063
    Gujarat,India.
Copyright © 2026. IJARIIE. All Rights Reserved.