Call for Papers:Vol.11 Issue.3

Submission
Last date		 28-Jun-2025
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-11,Issue-3. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

Archives

IJARIIE Board

Downloads

Android App

Download IJARIIE APP

Authors

Title: :  DEVELOPING A LOW POWER MULTIPLIER UTILIZING REVERSIBLE LOGIC GATES
PaperId: :  22849
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 10 Issue 2 2024
DUI:    16.0415/IJARIIE-22849
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
KALAVA YASWANTH REDDYVASIREDDY VENKATADRI INSTITUTE OF TECHNOLOGY
JORGIE LEELA MANOHARVASIREDDY VENKATADRI INSTITUTE OF TECHNOLOGY
PADAMATI SIDDHARDHAVASIREDDY VENKATADRI INSTITUTE OF TECHNOLOGY
NELAVALLI RAKESH CHOWDARYVASIREDDY VENKATADRI INSTITUTE OF TECHNOLOGY

Abstract

ELECTRONICS AND COMMUNICATION ENGINEERING
Reversible logic gate, Power dissipation, Time delay.
In this paper a 4x4 bit reversible multiplier circuit is proposed and designed. The proposed reversible multiplier is faster and has lower hardware complexity compared to the existing counterparts. Firstly, the Full Adder is Designed using Toffoli gates and then the certain number of Toffoli gates and the designed Full Adders are instantiated to design the reversible multiplier. Xilinx VIVADO simulations are carried out using parameters with a power supply voltage of 5V. The simulation results also confirm that proposed designs give better performance than conventional standard based design. It is also better than the existing counterparts in term of number of gates. Thus, this paper provides the comparison of two multipliers according to their number of gates required and number of constant inputs. The proposed reversible 4x4 multiplier circuit can be generalized for NxN bit multiplication.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE KALAVA YASWANTH REDDY, JORGIE LEELA MANOHAR, PADAMATI SIDDHARDHA, and NELAVALLI RAKESH CHOWDARY. "DEVELOPING A LOW POWER MULTIPLIER UTILIZING REVERSIBLE LOGIC GATES" International Journal Of Advance Research And Innovative Ideas In Education Volume 10 Issue 2 2024 Page 924-931
MLA KALAVA YASWANTH REDDY, JORGIE LEELA MANOHAR, PADAMATI SIDDHARDHA, and NELAVALLI RAKESH CHOWDARY. "DEVELOPING A LOW POWER MULTIPLIER UTILIZING REVERSIBLE LOGIC GATES." International Journal Of Advance Research And Innovative Ideas In Education 10.2(2024) : 924-931.
APA KALAVA YASWANTH REDDY, JORGIE LEELA MANOHAR, PADAMATI SIDDHARDHA, & NELAVALLI RAKESH CHOWDARY. (2024). DEVELOPING A LOW POWER MULTIPLIER UTILIZING REVERSIBLE LOGIC GATES. International Journal Of Advance Research And Innovative Ideas In Education, 10(2), 924-931.
Chicago KALAVA YASWANTH REDDY, JORGIE LEELA MANOHAR, PADAMATI SIDDHARDHA, and NELAVALLI RAKESH CHOWDARY. "DEVELOPING A LOW POWER MULTIPLIER UTILIZING REVERSIBLE LOGIC GATES." International Journal Of Advance Research And Innovative Ideas In Education 10, no. 2 (2024) : 924-931.
Oxford KALAVA YASWANTH REDDY, JORGIE LEELA MANOHAR, PADAMATI SIDDHARDHA, and NELAVALLI RAKESH CHOWDARY. 'DEVELOPING A LOW POWER MULTIPLIER UTILIZING REVERSIBLE LOGIC GATES', International Journal Of Advance Research And Innovative Ideas In Education, vol. 10, no. 2, 2024, p. 924-931. Available from IJARIIE, https://ijariie.com/AdminUploadPdf/DEVELOPING_A_LOW_POWER_MULTIPLIER_UTILIZING_REVERSIBLE LOGIC GATES_ijariie22849.pdf (Accessed : ).
Harvard KALAVA YASWANTH REDDY, JORGIE LEELA MANOHAR, PADAMATI SIDDHARDHA, and NELAVALLI RAKESH CHOWDARY. (2024) 'DEVELOPING A LOW POWER MULTIPLIER UTILIZING REVERSIBLE LOGIC GATES', International Journal Of Advance Research And Innovative Ideas In Education, 10(2), pp. 924-931IJARIIE [Online]. Available at: https://ijariie.com/AdminUploadPdf/DEVELOPING_A_LOW_POWER_MULTIPLIER_UTILIZING_REVERSIBLE LOGIC GATES_ijariie22849.pdf (Accessed : )
IEEE KALAVA YASWANTH REDDY, JORGIE LEELA MANOHAR, PADAMATI SIDDHARDHA, and NELAVALLI RAKESH CHOWDARY, "DEVELOPING A LOW POWER MULTIPLIER UTILIZING REVERSIBLE LOGIC GATES," International Journal Of Advance Research And Innovative Ideas In Education, vol. 10, no. 2, pp. 924-931, Mar-App 2024. [Online]. Available: https://ijariie.com/AdminUploadPdf/DEVELOPING_A_LOW_POWER_MULTIPLIER_UTILIZING_REVERSIBLE LOGIC GATES_ijariie22849.pdf [Accessed : ].
Turabian KALAVA YASWANTH REDDY, JORGIE LEELA MANOHAR, PADAMATI SIDDHARDHA, and NELAVALLI RAKESH CHOWDARY. "DEVELOPING A LOW POWER MULTIPLIER UTILIZING REVERSIBLE LOGIC GATES." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 10 number 2 ().
Vancouver KALAVA YASWANTH REDDY, JORGIE LEELA MANOHAR, PADAMATI SIDDHARDHA, and NELAVALLI RAKESH CHOWDARY. DEVELOPING A LOW POWER MULTIPLIER UTILIZING REVERSIBLE LOGIC GATES. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2024 [Cited : ]; 10(2) : 924-931. Available from: https://ijariie.com/AdminUploadPdf/DEVELOPING_A_LOW_POWER_MULTIPLIER_UTILIZING_REVERSIBLE LOGIC GATES_ijariie22849.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads



Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
SOLAR WIRELESS ELECTRIC VEHICLE USING CHARGING SYSTEMElectronic and communication Hima J Download
Literature Review on Fibre Bragg Grating Sensors: Principles, Fabrication Techniques, Applications, and Future ProspectsElectronics and Communication Engineering Yashaswini D Download
Literature Survey on Smart Optical Fiber based Respiratory Monitoring systemElectronics and communication engineering Sai Priyanka A M Download
An loT Based Novel Approach to Health Emergency Management Through Real-Time Data Acquisition and AnalysisHealth sectorDr Siddesh G K Download
DESIGN AND DEVELOPMENT OF RIVER SURFACE CLEANING ROBOT USING IOTElectronics and communication engineeringBALAJI B R Download
A Solar Powered Wireless Power Transfer for Electric Vehicle (EV) ChargingElectronics and Communication EngineeringDr. Siddesh G K Download
AI-XRAY: AUTOMATED LUNG CANCER AND PNEUMONIA DETECTIONElectronics and communication engineeringYASHASWINI H M Download
Predictive Health Monitoring for Proactive Public Safety and ManagementElectronics and Communication EngineeringROOPA G D Download
IMPROVING BRAIN CANCER DETECTION THROUGH AI DRIVEN OBJECT RECOGNAISATIONElectronic and communication Parvathi CM Download
IOT BASED SMART FOOTWEAR FOR WOMEN & CHILDEREN SECURITYElectronics & CommunicationNandini G R Download
Smart Pesticide Sprayer Robot Using IOT In Agriculture FieldEletronics and Communication EngineeringMadhukeshava M Download
Evaluation of LoRa Based Air Pollution Monitoring SystemElectronic and Communication EngineeringSATHISH H Download
SMART CROP MONITORING SYSTEM AND IOTElectronics and Communication EngineeringSangeetha M R Download
Design of a IoT-based Water Harvesting, Moisture Monitoring, and Crop Monitoring System for Precision AgricultureElectronics and communication engineeringDeepthi T R Download
SMART GLOVES FOR SPEECH IMPAIRED PEOPLESELECTRONICS AND COMMUNICATION ENGINEERINGSudharshan M K Download
12