Call for Papers:Vol.12 Issue.2

Submission
Last date		 28-Apr-2026
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-12,Issue-2. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

Archives

IJARIIE Board

Downloads

Android App

Download IJARIIE APP

Authors

Title: :  High Speed Low-Power Gate Level Synchronous Full Adder Designs
PaperId: :  26621
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 11 Issue 3 2025
DUI:    16.0415/IJARIIE-26621
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
sreenivasa RSJM Institute of Technology,Chitradurga
Dr.Siddesh K BSJM Institute of Technology,Chitradurga
Prof.Chetan SSJM Institute of Technology,Chitradurga
Vinay M SSJM Institute of Technology,Chitradurga
Gagan H RSJM Institute of Technology,Chitradurga
Manjunatha TSJM Institute of Technology,Chitradurga

Abstract

Electronics and Communication Engineering
Full Adder Design Gate-Level Design Synchronous Circuits Low Power VLSI High Speed Adders XNM Architecture XAC Full Adder XNAIMC Design Transistor Optimization Power-Delay Product (PDP) Digital Circuit Design CMOS Logic Arithmetic Logic Unit (ALU) Tanner EDA Area Efficient Adder Multiplexer-Based Adder XNOR-Based Logic Signal Integrity Logic-Level Optimization VLSI Architecture
In modern VLSI design, the full adder remains a fundamental component, directly influencing the overall efficiency of arithmetic circuits. This paper presents novel high-speed gate-level synchronous full adder designs that significantly optimize critical performance parameters including area, delay, and power consumption. Existing full adder implementations using AND-OR logic, half adders, and 2:1 multiplexers exhibit higher transistor counts (up to 74), increased delay (up to 20.03 ns), and elevated power dissipation (up to 137.5 µW). In contrast, the proposed designs—XAC, XNM, and XNAIMC—demonstrate remarkable improvements. The XNM design achieves the lowest delay of 0.032 ns and minimal power consumption of 0.335 µW with a reduced transistor count of 37. The XAC variant further reduces area to just 34 transistors, while maintaining efficient performance. These results confirm the effectiveness of the proposed architectures in advancing low-power, high-speed digital circuit design, making them highly suitable for next-generation VLSI systems.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE sreenivasa R, Dr.Siddesh K B, Prof.Chetan S, Vinay M S, Gagan H R, and Manjunatha T. "High Speed Low-Power Gate Level Synchronous Full Adder Designs" International Journal Of Advance Research And Innovative Ideas In Education Volume 11 Issue 3 2025 Page 1483-1489
MLA sreenivasa R, Dr.Siddesh K B, Prof.Chetan S, Vinay M S, Gagan H R, and Manjunatha T. "High Speed Low-Power Gate Level Synchronous Full Adder Designs." International Journal Of Advance Research And Innovative Ideas In Education 11.3(2025) : 1483-1489.
APA sreenivasa R, Dr.Siddesh K B, Prof.Chetan S, Vinay M S, Gagan H R, & Manjunatha T. (2025). High Speed Low-Power Gate Level Synchronous Full Adder Designs. International Journal Of Advance Research And Innovative Ideas In Education, 11(3), 1483-1489.
Chicago sreenivasa R, Dr.Siddesh K B, Prof.Chetan S, Vinay M S, Gagan H R, and Manjunatha T. "High Speed Low-Power Gate Level Synchronous Full Adder Designs." International Journal Of Advance Research And Innovative Ideas In Education 11, no. 3 (2025) : 1483-1489.
Oxford sreenivasa R, Dr.Siddesh K B, Prof.Chetan S, Vinay M S, Gagan H R, and Manjunatha T. 'High Speed Low-Power Gate Level Synchronous Full Adder Designs', International Journal Of Advance Research And Innovative Ideas In Education, vol. 11, no. 3, 2025, p. 1483-1489. Available from IJARIIE, https://ijariie.com/AdminUploadPdf/High_Speed_Low_Power_Gate_Level_Synchronous_Full_Adder_Designs_ijariie26621.pdf (Accessed : ).
Harvard sreenivasa R, Dr.Siddesh K B, Prof.Chetan S, Vinay M S, Gagan H R, and Manjunatha T. (2025) 'High Speed Low-Power Gate Level Synchronous Full Adder Designs', International Journal Of Advance Research And Innovative Ideas In Education, 11(3), pp. 1483-1489IJARIIE [Online]. Available at: https://ijariie.com/AdminUploadPdf/High_Speed_Low_Power_Gate_Level_Synchronous_Full_Adder_Designs_ijariie26621.pdf (Accessed : )
IEEE sreenivasa R, Dr.Siddesh K B, Prof.Chetan S, Vinay M S, Gagan H R, and Manjunatha T, "High Speed Low-Power Gate Level Synchronous Full Adder Designs," International Journal Of Advance Research And Innovative Ideas In Education, vol. 11, no. 3, pp. 1483-1489, May-Jun 2025. [Online]. Available: https://ijariie.com/AdminUploadPdf/High_Speed_Low_Power_Gate_Level_Synchronous_Full_Adder_Designs_ijariie26621.pdf [Accessed : ].
Turabian sreenivasa R, Dr.Siddesh K B, Prof.Chetan S, Vinay M S, Gagan H R, and Manjunatha T. "High Speed Low-Power Gate Level Synchronous Full Adder Designs." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 11 number 3 ().
Vancouver sreenivasa R, Dr.Siddesh K B, Prof.Chetan S, Vinay M S, Gagan H R, and Manjunatha T. High Speed Low-Power Gate Level Synchronous Full Adder Designs. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2025 [Cited : ]; 11(3) : 1483-1489. Available from: https://ijariie.com/AdminUploadPdf/High_Speed_Low_Power_Gate_Level_Synchronous_Full_Adder_Designs_ijariie26621.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads



Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
Smart Gesture-Based Home Security System using GSM TechnologyElectronics & Communication EngineeringPalak Ambule Download
Design and Performance Evaluation of a 2×2 Circular Microstrip Patch MIMO Antenna Array for Sub-6 GHz 5G ApplicationsElectronics and Communication Engineering M Manaswi Download
Models, Mechanisms, and Multidisciplinary Applications of Electron Impact Ionisation of Atomic, Organic, and Inorganic Molecular Systems: A Theoretical StudyScienceSunirmal Das (Phd Scholar) Download
DESIGN AND PERFORMANCE ANALYSIS OF FREQUENCY RECONFIGURABLE PLANAR MONOPOLE ANTENNAS FOR WIRELESS APPLICATIONSELECTRONICS AND COMMUNICATION ENGINEERINGDr.Chetan S Download
BI-DIRECTIONAL WIRELESS CHARGING SYSTEM FOR EVELECTORNICE AND COMMUNICATION ENGINEERINGABISHEK M Download
Robust And Efficient Phase Estimation in legged Robots Via Signal Imaging And Deep Neural NetworksElectronics and Communication EngineeringJayadevappa R.S Download
Advanced human rescue water robot: A Survey on IoT-Based Techniques for aquatic rescue assistanceElectronics and Communication B. N. Madhukar Download
A Smart Hydroponics farming system using exact inference in bayesian networkelectronics and communication engineeringSandeep V R Download
Pathole Detection and Refilling Robot using ESP32ELECTRONICS AND COMMUNICATION ENGINEERINGAnjum kouser Download
Synap SenseElectronics EngineeringAmogh M U Download
INTEGRATED DAM AUTOMATION USING IOTElectronics and communicationTanuja T Download
Automatic Detection & Notification of Potholes and Humps on Roads to Aid DriverElectronics and CommunicationDivya K Download
Living Smarter: The Role of Smart Appliances in Assisted LivingIoT EngineeringKalidass M Download
AI ASSISTED TELE MEDICINE KIOSK FOR RURAL INDIAELECTRONICS AND COMMUNICATION ENGINEERINGProf. Farzana Parveen B.A Download
AI-Based Crop Rotation & Smart Irrigation System with Intrusion Detection & IoT MonitoringElectronics and CommunicationLavakumar T B Download
12