Logo
  • Home
  • About Us
    • Aim and Scope
    • Research Area
    • Impact Factor
    • Indexing
  • For Authors
    • Authors Guidelines
    • How to publish paper?
    • Download Paper format
    • Submit Manuscript
    • Processing Charges
    • Download Copyrights Form
    • Submit Payment-Copyrights
  • Archives
    • Current Issues
    • Past Issues
    • Conference Issues
    • Special Issues
    • Advance Search
  • IJARIIE Board
    • Join as IJARIIE Board
    • Advisory Board
    • Editorial Board
    • Sr. Reviewer Board
    • Jr. Reviewer Board
  • Proposal
    • Conferece Proposal
    • Special Proposal
    • Faqs
  • Contact Us
  • Payment Detail

Call for Papers:Vol.9 Issue.1

Submission
Last date
26-Feb-2023
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-9,Issue-1. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

  • How to Publish Paper
  • Submit Manuscript
  • Processing Charges
  • Submit Payment

Archives

  • Current Issue
  • Past Issue

IJARIIE Board

  • Member Of Board
  • Join As Board

Downloads

  • Authors Guidelines
  • Manuscript Template
  • Copyrights Form

Android App

Download IJARIIE APP
  • Authors
  • Abstract
  • Citations
  • Downloads
  • Similar-Paper

Authors

Title: :  Device design Methodology to optimize low frequency noise in SOI Technology
PaperId: :  1577
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 2 Issue 1 2016
DUI:    16.0415/IJARIIE-1577
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
Prem Prakash SatpathyCIT Ranchi
Dr. Vijay NathBIT Mesra
Mr. Abhinandan JainPratap University

Abstract

Silicon on Insulator
Floating body effect, SOI, kink effect, edge effect
Device design methodology for SOI is to improve power and reduce low frequency noise generated randomly. An effort to reduce the power consumption of the circuit, the supply voltage can be reduced leading to reduction of dynamic and static power consumption. SOI introduces one of the greatest future generation technologies of this decade. Silicon-on-Insulator transistors are fabricated in a small ~100 nm layer of silicon, located on top of a silicon dioxide layer, called buried oxide. This oxide layer provides full dielectric isolation of the transistor and thus most of the parasitic effects present in bulk silicon transistors are eliminated. The structure of the SOI transistor is depicted and is very similar to that of the bulk transistor. The main difference is the presence of the buried oxide it provides attractive properties to the SOI transistor. Power has become one of the most important paradigms of design convergence for multi gigahertz communication such as optical data links wireless products and microprocessor ASIC or SOC designs. Power consumption has become bottleneck in microprocessor design.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE Prem Prakash Satpathy, Dr. Vijay Nath, and Mr. Abhinandan Jain. "Device design Methodology to optimize low frequency noise in SOI Technology" International Journal Of Advance Research And Innovative Ideas In Education Volume 2 Issue 1 2016 Page 298-302
MLA Prem Prakash Satpathy, Dr. Vijay Nath, and Mr. Abhinandan Jain. "Device design Methodology to optimize low frequency noise in SOI Technology." International Journal Of Advance Research And Innovative Ideas In Education 2.1(2016) : 298-302.
APA Prem Prakash Satpathy, Dr. Vijay Nath, & Mr. Abhinandan Jain. (2016). Device design Methodology to optimize low frequency noise in SOI Technology. International Journal Of Advance Research And Innovative Ideas In Education, 2(1), 298-302.
Chicago Prem Prakash Satpathy, Dr. Vijay Nath, and Mr. Abhinandan Jain. "Device design Methodology to optimize low frequency noise in SOI Technology." International Journal Of Advance Research And Innovative Ideas In Education 2, no. 1 (2016) : 298-302.
Oxford Prem Prakash Satpathy, Dr. Vijay Nath, and Mr. Abhinandan Jain. 'Device design Methodology to optimize low frequency noise in SOI Technology', International Journal Of Advance Research And Innovative Ideas In Education, vol. 2, no. 1, 2016, p. 298-302. Available from IJARIIE, http://ijariie.com/AdminUploadPdf/Device_design_Methodology_to_optimize_low__frequency_noise_in_SOI_Technology_ijariie1577.pdf (Accessed : ).
Harvard Prem Prakash Satpathy, Dr. Vijay Nath, and Mr. Abhinandan Jain. (2016) 'Device design Methodology to optimize low frequency noise in SOI Technology', International Journal Of Advance Research And Innovative Ideas In Education, 2(1), pp. 298-302IJARIIE [Online]. Available at: http://ijariie.com/AdminUploadPdf/Device_design_Methodology_to_optimize_low__frequency_noise_in_SOI_Technology_ijariie1577.pdf (Accessed : )
IEEE Prem Prakash Satpathy, Dr. Vijay Nath, and Mr. Abhinandan Jain, "Device design Methodology to optimize low frequency noise in SOI Technology," International Journal Of Advance Research And Innovative Ideas In Education, vol. 2, no. 1, pp. 298-302, Jan-Feb 2016. [Online]. Available: http://ijariie.com/AdminUploadPdf/Device_design_Methodology_to_optimize_low__frequency_noise_in_SOI_Technology_ijariie1577.pdf [Accessed : ].
Turabian Prem Prakash Satpathy, Dr. Vijay Nath, and Mr. Abhinandan Jain. "Device design Methodology to optimize low frequency noise in SOI Technology." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 2 number 1 ().
Vancouver Prem Prakash Satpathy, Dr. Vijay Nath, and Mr. Abhinandan Jain. Device design Methodology to optimize low frequency noise in SOI Technology. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2016 [Cited : ]; 2(1) : 298-302. Available from: http://ijariie.com/AdminUploadPdf/Device_design_Methodology_to_optimize_low__frequency_noise_in_SOI_Technology_ijariie1577.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads



Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
A Comprehensive Review of Wide Band-Gap Semiconductors TechnologyElectrical EngineeringShobha Kumari Download
THE CARBON-FREE ENERGY FOR SUSTAINABLE ECONOMIC GROWTH IN NIGERIA: A PROPOSEDScience Engeering and TechnologyYohanna Garba Bundot Download
PLC Based Smart Railway Alarm SystemElectrical EngineeringShubham Thorat Download
CONTINUITY ANALYSIS OF SUBSTATION DISTRIBUTION IN N-1 CONDITIONS FOR LOAD ADDITION OF PEMALANG SUBSYSTEMElectrical EngineeringMuhammad Lukmanul Hakim, ST Download
ANALYSIS OF VARIATION OF COAL WASTE FILLING IN PHYSICAL, ELECTRICAL AND MECHANICAL PARAMETERS AS AN EPOXY RESIN ISOLATORElectrical EngineeringDenis Denis Download
DESIGN OF DATA LOGGER WIND SPEED PARAMETERS USING MICROCONTROLLER BASED ON ARDUINO MEGA 2560Electrical EngineeringDenis Denis Download
Three Phase Transmission Line Fault Detection, Analysis and MonitoringElectrical EngineeringSourabh Patil Download
ANALYSIS OF EFFECT OF THE PITCH ANGLE TO OBTAIN THE OPTIMAL POWER OF THE LPN WECS 10 KW WIND TURBINE AT SEVERAL WIND SPEED CONDITION IN LOSPALOS DISTRICT USING POWERSIMElectricalAgostinho Pinto Download
Re-examine of Electric Vehicle and its ComponentsElectrical EngineeringS.Chaitanya Download
Smart energy meter driven via IOTElectrical EngineeringATTI JYOSTHNA Download
Hybrid energy systemElectrical EngineeringP.Sravanthi Download
Gas leakage system based on IOT using Arduino Electrical & Electronics EngineeringK. Satheesh Download
BRUSHLESS DC MOTOR CONTROLLERElectrical and Electronics Engineering Mangathurthi Anusha Download
A REVIEW ON MAGLEV TRAINElectrical EngineeringBhavirisetti . Sri Manikanta Download
A GUI Based Monitoring and Controlling for PV Panel Micro Grids Using Single Board Computer.Electrical EngineeringYERRAMSETTI GANESH1 Download
12
For Authors
  • Submit Paper
  • Processing Charges
  • Submit Payment
Archive
  • Current Issue
  • Past Issue
IJARIIE Board
  • Member Of Board
  • Join As Board
Privacy and Policy
Follow us

Contact Info
  • +91-8401209201 (India)
  • +86-15636082010 (China)
  • ijariiejournal@gmail.com
  • M-20/234 Ami Appt,
    Nr.Naranpura Tele-Exch,
    Naranpura,
    Ahemdabad-380063
    Gujarat,India.
Copyright © 2023. IJARIIE. All Rights Reserved.