Logo
  • Home
  • About Us
    • Aim and Scope
    • Research Area
    • Impact Factor
    • Indexing
  • For Authors
    • Authors Guidelines
    • How to publish paper?
    • Download Paper format
    • Submit Manuscript
    • Processing Charges
    • Download Copyrights Form
    • Submit Payment-Copyrights
  • Archives
    • Current Issues
    • Past Issues
    • Conference Issues
    • Special Issues
    • Advance Search
  • IJARIIE Board
    • Join as IJARIIE Board
    • Advisory Board
    • Editorial Board
    • Sr. Reviewer Board
    • Jr. Reviewer Board
  • Proposal
    • Conferece Proposal
    • Special Proposal
    • Faqs
  • Contact Us
  • Payment Detail

Call for Papers:Vol.11 Issue.3

Submission
Last date
28-Jun-2025
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-11,Issue-3. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

  • How to Publish Paper
  • Submit Manuscript
  • Processing Charges
  • Submit Payment

Archives

  • Current Issue
  • Past Issue

IJARIIE Board

  • Member Of Board
  • Join As Board

Downloads

  • Authors Guidelines
  • Manuscript Template
  • Copyrights Form

Android App

Download IJARIIE APP
  • Authors
  • Abstract
  • Citations
  • Downloads
  • Similar-Paper

Authors

Title: :  IMPLEMENTATION of DEEP NEURAL NETWORK ACCELERATOR USING FPGA
PaperId: :  18163
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 8 Issue 5 2022
DUI:    16.0415/IJARIIE-18163
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
S PradeepMiracle Educational Society Group of Institutions
P. SrideviMiracle Educational Society Group of Institutions
N Seshu KumarMiracle Educational Society Group of Institutions
P. JyostnaMiracle Educational Society Group of Institutions

Abstract

Electronics and Communication Engineering
Field programmable gate arrays, Neural network hardware, Fixed-point arithmetic, 2D convolution, Digital arithmetic
Low-precision arithmetic operations to accelerate deep-learning applications on field- programmable gate arrays (FPGAs) have been studied extensively, because they offer the potential to save silicon area. However, these benefits come at the cost of a decrease in accuracy. Neural network-based methods for image processing are becoming widely used in practical applications. Modern neural networks are computationally expensive and require specialized hardware, such as graphics processing units. Since such hardware is not always available in real life applications, there is a compelling need for the design of neural networks for mobile devices. Mobile neural networks typically have reduced number of parameters and require a relatively small number of arithmetic operations. However, they usually still are executed at the software level and use floating-point calculations. The use of mobile networks without further optimization may not provide sufficient performance when high processing speed is required, for example, in real-time video processing (30 frames per second). In this study, we suggest optimizations to speed up computations in order to efficiently use already trained neural networks on a mobile device.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE S Pradeep, P. Sridevi, N Seshu Kumar, and P. Jyostna. "IMPLEMENTATION of DEEP NEURAL NETWORK ACCELERATOR USING FPGA" International Journal Of Advance Research And Innovative Ideas In Education Volume 8 Issue 5 2022 Page 332-340
MLA S Pradeep, P. Sridevi, N Seshu Kumar, and P. Jyostna. "IMPLEMENTATION of DEEP NEURAL NETWORK ACCELERATOR USING FPGA." International Journal Of Advance Research And Innovative Ideas In Education 8.5(2022) : 332-340.
APA S Pradeep, P. Sridevi, N Seshu Kumar, & P. Jyostna. (2022). IMPLEMENTATION of DEEP NEURAL NETWORK ACCELERATOR USING FPGA. International Journal Of Advance Research And Innovative Ideas In Education, 8(5), 332-340.
Chicago S Pradeep, P. Sridevi, N Seshu Kumar, and P. Jyostna. "IMPLEMENTATION of DEEP NEURAL NETWORK ACCELERATOR USING FPGA." International Journal Of Advance Research And Innovative Ideas In Education 8, no. 5 (2022) : 332-340.
Oxford S Pradeep, P. Sridevi, N Seshu Kumar, and P. Jyostna. 'IMPLEMENTATION of DEEP NEURAL NETWORK ACCELERATOR USING FPGA', International Journal Of Advance Research And Innovative Ideas In Education, vol. 8, no. 5, 2022, p. 332-340. Available from IJARIIE, https://ijariie.com/AdminUploadPdf/IMPLEMENTATION_of_DEEP_NEURAL_NETWORK_ACCELERATOR_USING_FPGA_ijariie18163.pdf (Accessed : ).
Harvard S Pradeep, P. Sridevi, N Seshu Kumar, and P. Jyostna. (2022) 'IMPLEMENTATION of DEEP NEURAL NETWORK ACCELERATOR USING FPGA', International Journal Of Advance Research And Innovative Ideas In Education, 8(5), pp. 332-340IJARIIE [Online]. Available at: https://ijariie.com/AdminUploadPdf/IMPLEMENTATION_of_DEEP_NEURAL_NETWORK_ACCELERATOR_USING_FPGA_ijariie18163.pdf (Accessed : )
IEEE S Pradeep, P. Sridevi, N Seshu Kumar, and P. Jyostna, "IMPLEMENTATION of DEEP NEURAL NETWORK ACCELERATOR USING FPGA," International Journal Of Advance Research And Innovative Ideas In Education, vol. 8, no. 5, pp. 332-340, Sep-Oct 2022. [Online]. Available: https://ijariie.com/AdminUploadPdf/IMPLEMENTATION_of_DEEP_NEURAL_NETWORK_ACCELERATOR_USING_FPGA_ijariie18163.pdf [Accessed : ].
Turabian S Pradeep, P. Sridevi, N Seshu Kumar, and P. Jyostna. "IMPLEMENTATION of DEEP NEURAL NETWORK ACCELERATOR USING FPGA." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 8 number 5 ().
Vancouver S Pradeep, P. Sridevi, N Seshu Kumar, and P. Jyostna. IMPLEMENTATION of DEEP NEURAL NETWORK ACCELERATOR USING FPGA. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2022 [Cited : ]; 8(5) : 332-340. Available from: https://ijariie.com/AdminUploadPdf/IMPLEMENTATION_of_DEEP_NEURAL_NETWORK_ACCELERATOR_USING_FPGA_ijariie18163.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads



Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
SUNFLOWER SOLAR TRACKER SYSTEMRenewable Energy EngineeringPratham Bangre Download
Simulation of Arduino UNO(R3) based Smart Systems for Effective Online TeachingElectronics EngineeringAparna Saxena Download
An Arduino-Based Smart Cooling System for Solar PanelsElectrical and Electronics engineering P.Leela Supriya Download
IMPLEMENTATION OF REGULATED SOLAR POWERED IoT BASED SECURITY SYSTEM USING RASPBERRY PI- 3 AND EMAIL ALERTELECTRICAL ELECTRONICS ENGINEERING, COMPUTER ENGINEERINGAJAYI OLUWAFISAYO PETER Download
AFFORDABLE PASSWORD AUTHENTICATORELECTRONICS AND COMMUNICATION ENGINEERINGPRASAANTH G Download
TEMPERATURE BASED BREATHING FREQUENCY DETECTORBIOMEDICAL ENGINEERINGVEDHAVARSHINI P Download
Intrusion and Fire Detection System for Home Security using Mobile ApplicationComputer Science Amaefule I.A Download
Smart Social Distance Monitor through Message Intimation and TransferEmbedded, IoTChaaru Viswas S Download
ARDUINO BASED AUTOMATIC TRAFFIC CLEARANCE FOR AMBULANCE VEHICLE USING RFIDElectronics and Communication EngineeringDr.R.Ravindraiah Download
IMPLEMENTATION of DEEP NEURAL NETWORK ACCELERATOR USING FPGAElectronics and Communication EngineeringS Pradeep Download
Smart Irrigation System with IoTComputer EngineeringC V Shreesha Download
Smart Irrigation System with IoT and NodeMCUComputer EngineeringC V Shreesha Download
The Development of Quail Eggs Smart incubator for Hatching system based on Microcontroller and Internet of things (IOT)Electronics and communication engineeringY.v Sampath kumar Download
Solar energy from DC-AC conversion in Margao city, In IndiaElectrical and computer engineeringSunitt Shantanu Digamber Fulari Download
Parameterization of solar energy in Goa,Indiaelectrical engineeringSunitt Shantanu Digamber Fulari Download
12
For Authors
  • Submit Paper
  • Processing Charges
  • Submit Payment
Archive
  • Current Issue
  • Past Issue
IJARIIE Board
  • Member Of Board
  • Join As Board
Privacy and Policy
Follow us

Contact Info
  • +91-8401209201 (India)
  • +86-15636082010 (China)
  • ijariiejournal@gmail.com
  • M-20/234 Ami Appt,
    Nr.Naranpura Tele-Exch,
    Naranpura,
    Ahemdabad-380063
    Gujarat,India.
Copyright © 2025. IJARIIE. All Rights Reserved.