Call for Papers:Vol.11 Issue.3

Submission
Last date		 28-Jun-2025
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-11,Issue-3. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

Archives

IJARIIE Board

Downloads

Android App

Download IJARIIE APP

Authors

Title: :  DESIGN OF A MODULAR FEEDFORWARD PHASE/FREQUENCY DETECTOR FOR HIGH SPEED PLL
PaperId: :  5716
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 3 Issue 3 2017
DUI:    16.0415/IJARIIE-5716
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
Raju PatelDIMAT Raipur
Aparna KarwalDIMAT raipur

Abstract

VLSI Design & Embedded System
PFD, PLL, Feedforward, TSMC, CMOS.
Phase Frequency Detector (PFD) is convert the input analog signals into digital output by comparing both input signals in terms of phase and frequency. PFD is widely used in Phase lock loop (PLL) as a phase detector. This paper describes a fully functional modular Feedforward phase/frequency detector and to show the characteristics and behaviour of some PFD designs in order to improve some important aspects as the delay time and the power consumption in the classical model. Circuits are design using 180nm TSMC CMOS technology.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE Raju Patel, and Aparna Karwal. "DESIGN OF A MODULAR FEEDFORWARD PHASE/FREQUENCY DETECTOR FOR HIGH SPEED PLL" International Journal Of Advance Research And Innovative Ideas In Education Volume 3 Issue 3 2017 Page 3511-3516
MLA Raju Patel, and Aparna Karwal. "DESIGN OF A MODULAR FEEDFORWARD PHASE/FREQUENCY DETECTOR FOR HIGH SPEED PLL." International Journal Of Advance Research And Innovative Ideas In Education 3.3(2017) : 3511-3516.
APA Raju Patel, & Aparna Karwal. (2017). DESIGN OF A MODULAR FEEDFORWARD PHASE/FREQUENCY DETECTOR FOR HIGH SPEED PLL. International Journal Of Advance Research And Innovative Ideas In Education, 3(3), 3511-3516.
Chicago Raju Patel, and Aparna Karwal. "DESIGN OF A MODULAR FEEDFORWARD PHASE/FREQUENCY DETECTOR FOR HIGH SPEED PLL." International Journal Of Advance Research And Innovative Ideas In Education 3, no. 3 (2017) : 3511-3516.
Oxford Raju Patel, and Aparna Karwal. 'DESIGN OF A MODULAR FEEDFORWARD PHASE/FREQUENCY DETECTOR FOR HIGH SPEED PLL', International Journal Of Advance Research And Innovative Ideas In Education, vol. 3, no. 3, 2017, p. 3511-3516. Available from IJARIIE, http://ijariie.com/AdminUploadPdf/DESIGN_OF_A_MODULAR_FEEDFORWARD_PHASE_FREQUENCY_DETECTOR_FOR_HIGH_SPEED_PLL_ijariie5716.pdf (Accessed : 25 June 2017).
Harvard Raju Patel, and Aparna Karwal. (2017) 'DESIGN OF A MODULAR FEEDFORWARD PHASE/FREQUENCY DETECTOR FOR HIGH SPEED PLL', International Journal Of Advance Research And Innovative Ideas In Education, 3(3), pp. 3511-3516IJARIIE [Online]. Available at: http://ijariie.com/AdminUploadPdf/DESIGN_OF_A_MODULAR_FEEDFORWARD_PHASE_FREQUENCY_DETECTOR_FOR_HIGH_SPEED_PLL_ijariie5716.pdf (Accessed : 25 June 2017)
IEEE Raju Patel, and Aparna Karwal, "DESIGN OF A MODULAR FEEDFORWARD PHASE/FREQUENCY DETECTOR FOR HIGH SPEED PLL," International Journal Of Advance Research And Innovative Ideas In Education, vol. 3, no. 3, pp. 3511-3516, May-Jun 2017. [Online]. Available: http://ijariie.com/AdminUploadPdf/DESIGN_OF_A_MODULAR_FEEDFORWARD_PHASE_FREQUENCY_DETECTOR_FOR_HIGH_SPEED_PLL_ijariie5716.pdf [Accessed : 25 June 2017].
Turabian Raju Patel, and Aparna Karwal. "DESIGN OF A MODULAR FEEDFORWARD PHASE/FREQUENCY DETECTOR FOR HIGH SPEED PLL." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 3 number 3 (25 June 2017).
Vancouver Raju Patel, and Aparna Karwal. DESIGN OF A MODULAR FEEDFORWARD PHASE/FREQUENCY DETECTOR FOR HIGH SPEED PLL. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2017 [Cited : 25 June 2017]; 3(3) : 3511-3516. Available from: http://ijariie.com/AdminUploadPdf/DESIGN_OF_A_MODULAR_FEEDFORWARD_PHASE_FREQUENCY_DETECTOR_FOR_HIGH_SPEED_PLL_ijariie5716.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads


Last download on 6/25/2017 10:22:46 PM

Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
Design Analysis and Implementation of Two Stage Operational AmplifierElectronics and Communication EngineeringRAJ KESARWANI Download
1X3 ROUTER RTL & UVM TESTBENCHElectronic and Telecommunication (VLSI BASED)MOHARIL ABOLI Download
ASIC Implementation Of PULP RISC-V CoreElectronics and Communication EngineeringAnirudh Rao M Download
FPGA IMPLEMENTATION OF KARATSUBA VEDIC MULTIPLIERSElectronics and Communication EngineeringShankar R Download
Metastability Mitigation & Error Masking of Flip-FlopElectronics & CommunicationAPARNA Download
DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLLElectronics & Communication EngineeringMEENAKSHI TIWARI Download
LVDS Design for High speed ApplicationElectronicsAtharvan Boxey Download
virtual paintig through gesture detection and color segmentation technique using DE2 FPGA boardElctronics and telecommunication engineeringMs. Pooja Bcahhav Download
Design and implementation of enhanced sleepy stack with LECTOR technique for low power consumption in CMOS VLSI circuitElectronics and communicationRahul Itnal Download
THRESHOLD LOGIC’S IMPORTANCE IN BUILDING EFFICIENT AND COMPACT DIGITAL CIRCUITS AND ITS SCOPE IN MODERN TECHNOLOGYELECTRONICS AND COMMUNICATION ENGINEERINGE.VENU BHAGIRATH Download
A Review on Dysarthria speech disorderelectonics and telecommunicationYogita S. Mahadik Download
FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVMELECTRONICS & TELECOMMUNICATIONKAMINI JHA Download
Implementation of IEC 61131-3 Standard Compatible instruction List Processor on FPGA PlatformVLSI designSagar Shedge Download
SPEED AND AREA EFFICIENT VLSI ARCHITECTURES FOR MPSK MODEMSELECTRONICS AND COMMUNICATION ENGINEERINGESTHER RANI C Download
180nm CMOS process based L-band CML to CMOS converterElectronics and CommunicationChirag Senjalliya Download
12