Title | Area of Research | Auther Name | Action |
ASIC Implementation Of PULP RISC-V Core | Electronics and Communication Engineering | Anirudh Rao M |
Download
|
FPGA IMPLEMENTATION OF KARATSUBA VEDIC MULTIPLIERS | Electronics and Communication Engineering | Shankar R |
Download
|
Metastability Mitigation & Error Masking of Flip-Flop | Electronics & Communication | APARNA |
Download
|
DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLL | Electronics & Communication Engineering | MEENAKSHI TIWARI |
Download
|
LVDS Design for High speed Application | Electronics | Atharvan Boxey |
Download
|
virtual paintig through gesture detection and color segmentation technique using DE2 FPGA board | Elctronics and telecommunication engineering | Ms. Pooja Bcahhav |
Download
|
Design and implementation of enhanced sleepy stack with LECTOR technique for low power consumption in CMOS VLSI circuit | Electronics and communication | Rahul Itnal |
Download
|
THRESHOLD LOGIC’S IMPORTANCE IN BUILDING EFFICIENT AND COMPACT DIGITAL CIRCUITS AND ITS SCOPE IN MODERN TECHNOLOGY | ELECTRONICS AND COMMUNICATION ENGINEERING | E.VENU BHAGIRATH |
Download
|
A Review on Dysarthria speech disorder | electonics and telecommunication | Yogita S. Mahadik |
Download
|
FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVM | ELECTRONICS & TELECOMMUNICATION | KAMINI JHA |
Download
|
Implementation of IEC 61131-3 Standard Compatible instruction List Processor on FPGA Platform | VLSI design | Sagar Shedge |
Download
|
SPEED AND AREA EFFICIENT VLSI ARCHITECTURES FOR MPSK MODEMS | ELECTRONICS AND COMMUNICATION ENGINEERING | ESTHER RANI C |
Download
|
180nm CMOS process based L-band CML to CMOS converter | Electronics and Communication | Chirag Senjalliya |
Download
|
DESIGN OF A MODULAR FEEDFORWARD PHASE/FREQUENCY DETECTOR FOR HIGH SPEED PLL | VLSI Design & Embedded System | Raju Patel |
Download
|
IMPROVING TEST COVERAGE OF SCL USING TEST POINT INSERTION | VLSI DESIGN | SRUTHI M S |
Download
|
|