Call for Papers:Vol.11 Issue.3

Submission
Last date		 28-Jun-2025
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-11,Issue-3. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

Archives

IJARIIE Board

Downloads

Android App

Download IJARIIE APP

Authors

Title: :  Design and Verification of Configurable Multi-channel DMA controller
PaperId: :  4845
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 3 Issue 2 2017
DUI:    16.0415/IJARIIE-4845
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
Meet DaveGTU PG School, Gandhinagar
Santosh JagtapWipro limited, Pune

Abstract

Electronics and Communication Engineering
FIFO, DMA, Channel Descriptor, Flexibility, Arbiter, Verilog, Simulation, AXI
This paper proposes a method of high-speed data transmission by AMBA Direct Memory Access controller using asynchronous first in first out (FIFO).Though interrupt-driven Input/Output devices have far better efficiency than programmed I/O, Processor still requires another intervention to transfer data from memory to peripheral and vice-versa to increase throughput. But both of these techniques suffer from 1. Limited transfer rate 2. Processor’s requirement in executing instructions for each data transfer. Thus, for transferring a huge amount of data, a much more efficient method is needed. And that is Direct Memory Access. Generally it has four channels to transfer the data. So the data transfer is limited upto four devices. Hence we have come up with a configurable multi-channel DMAC so that any number of devices can be able to transfer the data by modifying the arbitration scheme. The transfer of data noticeably reduces the load on the processor. The design is implemented in Verilog Language. From the experiments it is clear that the customized DMAC design performs around 2~3 times faster than traditional DMA controller, and reduces the burden of the processor significantly.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE Meet Dave, and Santosh Jagtap. "Design and Verification of Configurable Multi-channel DMA controller" International Journal Of Advance Research And Innovative Ideas In Education Volume 3 Issue 2 2017 Page 4698-4704
MLA Meet Dave, and Santosh Jagtap. "Design and Verification of Configurable Multi-channel DMA controller." International Journal Of Advance Research And Innovative Ideas In Education 3.2(2017) : 4698-4704.
APA Meet Dave, & Santosh Jagtap. (2017). Design and Verification of Configurable Multi-channel DMA controller. International Journal Of Advance Research And Innovative Ideas In Education, 3(2), 4698-4704.
Chicago Meet Dave, and Santosh Jagtap. "Design and Verification of Configurable Multi-channel DMA controller." International Journal Of Advance Research And Innovative Ideas In Education 3, no. 2 (2017) : 4698-4704.
Oxford Meet Dave, and Santosh Jagtap. 'Design and Verification of Configurable Multi-channel DMA controller', International Journal Of Advance Research And Innovative Ideas In Education, vol. 3, no. 2, 2017, p. 4698-4704. Available from IJARIIE, http://ijariie.com/AdminUploadPdf/Design_and_Verification_of_Configurable_Multi_channel_DMA_controller_ijariie4845.pdf (Accessed : 14 April 2025).
Harvard Meet Dave, and Santosh Jagtap. (2017) 'Design and Verification of Configurable Multi-channel DMA controller', International Journal Of Advance Research And Innovative Ideas In Education, 3(2), pp. 4698-4704IJARIIE [Online]. Available at: http://ijariie.com/AdminUploadPdf/Design_and_Verification_of_Configurable_Multi_channel_DMA_controller_ijariie4845.pdf (Accessed : 14 April 2025)
IEEE Meet Dave, and Santosh Jagtap, "Design and Verification of Configurable Multi-channel DMA controller," International Journal Of Advance Research And Innovative Ideas In Education, vol. 3, no. 2, pp. 4698-4704, Mar-App 2017. [Online]. Available: http://ijariie.com/AdminUploadPdf/Design_and_Verification_of_Configurable_Multi_channel_DMA_controller_ijariie4845.pdf [Accessed : 14 April 2025].
Turabian Meet Dave, and Santosh Jagtap. "Design and Verification of Configurable Multi-channel DMA controller." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 3 number 2 (14 April 2025).
Vancouver Meet Dave, and Santosh Jagtap. Design and Verification of Configurable Multi-channel DMA controller. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2017 [Cited : 14 April 2025]; 3(2) : 4698-4704. Available from: http://ijariie.com/AdminUploadPdf/Design_and_Verification_of_Configurable_Multi_channel_DMA_controller_ijariie4845.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads


Last download on 4/14/2025 9:26:14 AM

Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
Design Analysis and Implementation of Two Stage Operational AmplifierElectronics and Communication EngineeringRAJ KESARWANI Download
1X3 ROUTER RTL & UVM TESTBENCHElectronic and Telecommunication (VLSI BASED)MOHARIL ABOLI Download
ASIC Implementation Of PULP RISC-V CoreElectronics and Communication EngineeringAnirudh Rao M Download
FPGA IMPLEMENTATION OF KARATSUBA VEDIC MULTIPLIERSElectronics and Communication EngineeringShankar R Download
Metastability Mitigation & Error Masking of Flip-FlopElectronics & CommunicationAPARNA Download
DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLLElectronics & Communication EngineeringMEENAKSHI TIWARI Download
LVDS Design for High speed ApplicationElectronicsAtharvan Boxey Download
virtual paintig through gesture detection and color segmentation technique using DE2 FPGA boardElctronics and telecommunication engineeringMs. Pooja Bcahhav Download
Design and implementation of enhanced sleepy stack with LECTOR technique for low power consumption in CMOS VLSI circuitElectronics and communicationRahul Itnal Download
THRESHOLD LOGIC’S IMPORTANCE IN BUILDING EFFICIENT AND COMPACT DIGITAL CIRCUITS AND ITS SCOPE IN MODERN TECHNOLOGYELECTRONICS AND COMMUNICATION ENGINEERINGE.VENU BHAGIRATH Download
A Review on Dysarthria speech disorderelectonics and telecommunicationYogita S. Mahadik Download
FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVMELECTRONICS & TELECOMMUNICATIONKAMINI JHA Download
Implementation of IEC 61131-3 Standard Compatible instruction List Processor on FPGA PlatformVLSI designSagar Shedge Download
SPEED AND AREA EFFICIENT VLSI ARCHITECTURES FOR MPSK MODEMSELECTRONICS AND COMMUNICATION ENGINEERINGESTHER RANI C Download
180nm CMOS process based L-band CML to CMOS converterElectronics and CommunicationChirag Senjalliya Download
12