Call for Papers:Vol.11 Issue.3

Submission
Last date		 28-Jun-2025
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-11,Issue-3. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

Archives

IJARIIE Board

Downloads

Android App

Download IJARIIE APP

Authors

Title: :  DESIGN AND IMPLIMENT 64 BIT MAC(MULTIPLY AND ACCUMULATE)
PaperId: :  2182
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 2 Issue 3 2016
DUI:    16.0415/IJARIIE-2182
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
KALIND MEHTAGTU PG SCHOOL
GAURANG PATELSAI Education and management services, university of ballaret, ,Austalia.

Abstract

VLSI SYSTEM DESIGN
MAC, Vedic Multiplier, Carry save adder
In this thesis I am going to design 64-bit multiply and Accumulator using Vedic multiplier Technique based on Urdhva Tiryagbhyam “-vertically and crosswise sutra. reduce partial product with help of adders during multiplication operation. Vedic multiplier is higher speed compared to other multipliers. It is observe simulation waveform and Compared delay, area and speed. Reduce the delay with help of adders and to improve speed of hardware module. Design of Vedic multiplier with help of adders I want to analysis of adders and comparison of delay between to adders and which adders better for delay in observation of Simulation waveform in Xilinx Software and implementation in FPGA kit. it is comparison of performance parameter like delay, area and speed. Finally design of high speed MAC unit.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE KALIND MEHTA, and GAURANG PATEL. "DESIGN AND IMPLIMENT 64 BIT MAC(MULTIPLY AND ACCUMULATE)" International Journal Of Advance Research And Innovative Ideas In Education Volume 2 Issue 3 2016 Page 536-540
MLA KALIND MEHTA, and GAURANG PATEL. "DESIGN AND IMPLIMENT 64 BIT MAC(MULTIPLY AND ACCUMULATE)." International Journal Of Advance Research And Innovative Ideas In Education 2.3(2016) : 536-540.
APA KALIND MEHTA, & GAURANG PATEL. (2016). DESIGN AND IMPLIMENT 64 BIT MAC(MULTIPLY AND ACCUMULATE). International Journal Of Advance Research And Innovative Ideas In Education, 2(3), 536-540.
Chicago KALIND MEHTA, and GAURANG PATEL. "DESIGN AND IMPLIMENT 64 BIT MAC(MULTIPLY AND ACCUMULATE)." International Journal Of Advance Research And Innovative Ideas In Education 2, no. 3 (2016) : 536-540.
Oxford KALIND MEHTA, and GAURANG PATEL. 'DESIGN AND IMPLIMENT 64 BIT MAC(MULTIPLY AND ACCUMULATE)', International Journal Of Advance Research And Innovative Ideas In Education, vol. 2, no. 3, 2016, p. 536-540. Available from IJARIIE, https://ijariie.com/AdminUploadPdf/DESIGN_AND_IMPLIMENT_64_BIT__MAC_MULTIPLY_AND_ACCUMULATE__ijariie2182.pdf (Accessed : 20 November 2024).
Harvard KALIND MEHTA, and GAURANG PATEL. (2016) 'DESIGN AND IMPLIMENT 64 BIT MAC(MULTIPLY AND ACCUMULATE)', International Journal Of Advance Research And Innovative Ideas In Education, 2(3), pp. 536-540IJARIIE [Online]. Available at: https://ijariie.com/AdminUploadPdf/DESIGN_AND_IMPLIMENT_64_BIT__MAC_MULTIPLY_AND_ACCUMULATE__ijariie2182.pdf (Accessed : 20 November 2024)
IEEE KALIND MEHTA, and GAURANG PATEL, "DESIGN AND IMPLIMENT 64 BIT MAC(MULTIPLY AND ACCUMULATE)," International Journal Of Advance Research And Innovative Ideas In Education, vol. 2, no. 3, pp. 536-540, May-Jun 2016. [Online]. Available: https://ijariie.com/AdminUploadPdf/DESIGN_AND_IMPLIMENT_64_BIT__MAC_MULTIPLY_AND_ACCUMULATE__ijariie2182.pdf [Accessed : 20 November 2024].
Turabian KALIND MEHTA, and GAURANG PATEL. "DESIGN AND IMPLIMENT 64 BIT MAC(MULTIPLY AND ACCUMULATE)." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 2 number 3 (20 November 2024).
Vancouver KALIND MEHTA, and GAURANG PATEL. DESIGN AND IMPLIMENT 64 BIT MAC(MULTIPLY AND ACCUMULATE). International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2016 [Cited : 20 November 2024]; 2(3) : 536-540. Available from: https://ijariie.com/AdminUploadPdf/DESIGN_AND_IMPLIMENT_64_BIT__MAC_MULTIPLY_AND_ACCUMULATE__ijariie2182.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads


Last download on 11/20/2024 4:29:27 PM

Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
Design Analysis and Implementation of Two Stage Operational AmplifierElectronics and Communication EngineeringRAJ KESARWANI Download
1X3 ROUTER RTL & UVM TESTBENCHElectronic and Telecommunication (VLSI BASED)MOHARIL ABOLI Download
ASIC Implementation Of PULP RISC-V CoreElectronics and Communication EngineeringAnirudh Rao M Download
FPGA IMPLEMENTATION OF KARATSUBA VEDIC MULTIPLIERSElectronics and Communication EngineeringShankar R Download
Metastability Mitigation & Error Masking of Flip-FlopElectronics & CommunicationAPARNA Download
DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLLElectronics & Communication EngineeringMEENAKSHI TIWARI Download
LVDS Design for High speed ApplicationElectronicsAtharvan Boxey Download
virtual paintig through gesture detection and color segmentation technique using DE2 FPGA boardElctronics and telecommunication engineeringMs. Pooja Bcahhav Download
Design and implementation of enhanced sleepy stack with LECTOR technique for low power consumption in CMOS VLSI circuitElectronics and communicationRahul Itnal Download
THRESHOLD LOGIC’S IMPORTANCE IN BUILDING EFFICIENT AND COMPACT DIGITAL CIRCUITS AND ITS SCOPE IN MODERN TECHNOLOGYELECTRONICS AND COMMUNICATION ENGINEERINGE.VENU BHAGIRATH Download
A Review on Dysarthria speech disorderelectonics and telecommunicationYogita S. Mahadik Download
FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVMELECTRONICS & TELECOMMUNICATIONKAMINI JHA Download
Implementation of IEC 61131-3 Standard Compatible instruction List Processor on FPGA PlatformVLSI designSagar Shedge Download
SPEED AND AREA EFFICIENT VLSI ARCHITECTURES FOR MPSK MODEMSELECTRONICS AND COMMUNICATION ENGINEERINGESTHER RANI C Download
180nm CMOS process based L-band CML to CMOS converterElectronics and CommunicationChirag Senjalliya Download
12