Call for Papers:Vol.11 Issue.3

Submission
Last date		 28-Jun-2025
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-11,Issue-3. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

Archives

IJARIIE Board

Downloads

Android App

Download IJARIIE APP

Authors

Title: :  Novel Approach to Design Ternary D- flip flop using FGMOS
PaperId: :  2322
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 2 Issue 3 2016
DUI:    16.0415/IJARIIE-2322
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
Ms. Rinku ParmarGtu Pg School, Ahmedabad, Gujarat

Abstract

VLSI system design
MIFGMOS (Multi Input Floating Gate MOS), FGMOS (Floating Gate MOS), Ternary logic, NAND gate, D- flip flop
In this paper ternary logic is combined with FGMOS (Floating Gate MOS), due to the controllability property of the FGMOS it becomes more compatible with ternary logic as threshold voltage can be adjusted. In this paper, ternary D-flip flop is designed using FGMOS. For this, ternary NAND gates are used, they are designed by using two different methods. Then transistor count is compared for both methods. Using this, number of transistors used per circuit decreases, so the chip area will be lesser and also there will be decrease in power dissipation. This proposed work is designed with the help of tanner tool version 13.0.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE Ms. Rinku Parmar. "Novel Approach to Design Ternary D- flip flop using FGMOS" International Journal Of Advance Research And Innovative Ideas In Education Volume 2 Issue 3 2016 Page 1027-1031
MLA Ms. Rinku Parmar. "Novel Approach to Design Ternary D- flip flop using FGMOS." International Journal Of Advance Research And Innovative Ideas In Education 2.3(2016) : 1027-1031.
APA Ms. Rinku Parmar. (2016). Novel Approach to Design Ternary D- flip flop using FGMOS. International Journal Of Advance Research And Innovative Ideas In Education, 2(3), 1027-1031.
Chicago Ms. Rinku Parmar. "Novel Approach to Design Ternary D- flip flop using FGMOS." International Journal Of Advance Research And Innovative Ideas In Education 2, no. 3 (2016) : 1027-1031.
Oxford Ms. Rinku Parmar. 'Novel Approach to Design Ternary D- flip flop using FGMOS', International Journal Of Advance Research And Innovative Ideas In Education, vol. 2, no. 3, 2016, p. 1027-1031. Available from IJARIIE, https://ijariie.com/AdminUploadPdf/Novel_Approach_to_Design_Ternary_D__flip_flop__using_FGMOS_ijariie2322.pdf (Accessed : ).
Harvard Ms. Rinku Parmar. (2016) 'Novel Approach to Design Ternary D- flip flop using FGMOS', International Journal Of Advance Research And Innovative Ideas In Education, 2(3), pp. 1027-1031IJARIIE [Online]. Available at: https://ijariie.com/AdminUploadPdf/Novel_Approach_to_Design_Ternary_D__flip_flop__using_FGMOS_ijariie2322.pdf (Accessed : )
IEEE Ms. Rinku Parmar, "Novel Approach to Design Ternary D- flip flop using FGMOS," International Journal Of Advance Research And Innovative Ideas In Education, vol. 2, no. 3, pp. 1027-1031, May-Jun 2016. [Online]. Available: https://ijariie.com/AdminUploadPdf/Novel_Approach_to_Design_Ternary_D__flip_flop__using_FGMOS_ijariie2322.pdf [Accessed : ].
Turabian Ms. Rinku Parmar. "Novel Approach to Design Ternary D- flip flop using FGMOS." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 2 number 3 ().
Vancouver Ms. Rinku Parmar. Novel Approach to Design Ternary D- flip flop using FGMOS. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2016 [Cited : ]; 2(3) : 1027-1031. Available from: https://ijariie.com/AdminUploadPdf/Novel_Approach_to_Design_Ternary_D__flip_flop__using_FGMOS_ijariie2322.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads



Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
Design Analysis and Implementation of Two Stage Operational AmplifierElectronics and Communication EngineeringRAJ KESARWANI Download
1X3 ROUTER RTL & UVM TESTBENCHElectronic and Telecommunication (VLSI BASED)MOHARIL ABOLI Download
ASIC Implementation Of PULP RISC-V CoreElectronics and Communication EngineeringAnirudh Rao M Download
FPGA IMPLEMENTATION OF KARATSUBA VEDIC MULTIPLIERSElectronics and Communication EngineeringShankar R Download
Metastability Mitigation & Error Masking of Flip-FlopElectronics & CommunicationAPARNA Download
DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLLElectronics & Communication EngineeringMEENAKSHI TIWARI Download
LVDS Design for High speed ApplicationElectronicsAtharvan Boxey Download
virtual paintig through gesture detection and color segmentation technique using DE2 FPGA boardElctronics and telecommunication engineeringMs. Pooja Bcahhav Download
Design and implementation of enhanced sleepy stack with LECTOR technique for low power consumption in CMOS VLSI circuitElectronics and communicationRahul Itnal Download
THRESHOLD LOGIC’S IMPORTANCE IN BUILDING EFFICIENT AND COMPACT DIGITAL CIRCUITS AND ITS SCOPE IN MODERN TECHNOLOGYELECTRONICS AND COMMUNICATION ENGINEERINGE.VENU BHAGIRATH Download
A Review on Dysarthria speech disorderelectonics and telecommunicationYogita S. Mahadik Download
FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVMELECTRONICS & TELECOMMUNICATIONKAMINI JHA Download
Implementation of IEC 61131-3 Standard Compatible instruction List Processor on FPGA PlatformVLSI designSagar Shedge Download
SPEED AND AREA EFFICIENT VLSI ARCHITECTURES FOR MPSK MODEMSELECTRONICS AND COMMUNICATION ENGINEERINGESTHER RANI C Download
180nm CMOS process based L-band CML to CMOS converterElectronics and CommunicationChirag Senjalliya Download
12