Call for Papers:Vol.11 Issue.3

Submission
Last date		 28-Jun-2025
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-11,Issue-3. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

Archives

IJARIIE Board

Downloads

Android App

Download IJARIIE APP

Authors

Title: :  Design and analysis of 6T SRAM cell using FINFET at Nanometer Regime
PaperId: :  2934
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 2 Issue 4 2016
DUI:    16.0415/IJARIIE-2934
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
Monali S MhaskePREC, Loni
Prof. S. A. ShaikhPREC, Loni

Abstract

VLSI
6T SRAM, SNM, Cell Ratio, Stability, Supply Voltage, Pull Up Ratio etc.
With the scaling of MOSFET there is a increase in the channel length modulation, Drain induced barrier lowering (DIBL), increase in sub threshold slope and gate leakage all these effects decreases gate coupling to the channel. FINFET technology is one alternative which can offer the performance as may be expected from next generation Si technology. FINFET is expected to replace conventional MOSFETs and also SOI MOSFET for integrated memory applications due to better resistant to some of the source of intrinsic parameter fluctuation. We can improve the performance of 6T SRAM using FINFET. Chip density increases due to smaller transistor dimensions. The stability of SRAM cell affected due to the nano technology nodes variation in Process, voltage, and Temperature (PVT). In the proposed work 6T SRAM is implemented using 32 nm Bulk MOSFET and FINFET and stability in hold/standby, read and Write mode is ananlysed. Design consider Bulk MOSFET, SOI MOSFET and FINFET at 32nm technological node. The working and stability of 6T SRAM in all modes of operation has been analyzed. Supply voltage, temperature, transistor scaling of Bulk MOSFET, SOI MOSFET and FINFET are analyzed during read and standby mode. A comparative study between Bulk 6T SRAM and SOI 6T SRAM and FINFET 6TSRAM has been made in this work. For this work we have use 32 nm FINFET and 32nm Bulk MOSFET PTM file, and all the simulation work is carried out in HSPICE 2008.3

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE Monali S Mhaske, and Prof. S. A. Shaikh. "Design and analysis of 6T SRAM cell using FINFET at Nanometer Regime" International Journal Of Advance Research And Innovative Ideas In Education Volume 2 Issue 4 2016 Page 547-554
MLA Monali S Mhaske, and Prof. S. A. Shaikh. "Design and analysis of 6T SRAM cell using FINFET at Nanometer Regime." International Journal Of Advance Research And Innovative Ideas In Education 2.4(2016) : 547-554.
APA Monali S Mhaske, & Prof. S. A. Shaikh. (2016). Design and analysis of 6T SRAM cell using FINFET at Nanometer Regime. International Journal Of Advance Research And Innovative Ideas In Education, 2(4), 547-554.
Chicago Monali S Mhaske, and Prof. S. A. Shaikh. "Design and analysis of 6T SRAM cell using FINFET at Nanometer Regime." International Journal Of Advance Research And Innovative Ideas In Education 2, no. 4 (2016) : 547-554.
Oxford Monali S Mhaske, and Prof. S. A. Shaikh. 'Design and analysis of 6T SRAM cell using FINFET at Nanometer Regime', International Journal Of Advance Research And Innovative Ideas In Education, vol. 2, no. 4, 2016, p. 547-554. Available from IJARIIE, https://ijariie.com/AdminUploadPdf/Design_and_analysis_of_6T_SRAM_cell_using__FINFET_at_Nanometer_Regime_ijariie2934.pdf (Accessed : 10 May 2021).
Harvard Monali S Mhaske, and Prof. S. A. Shaikh. (2016) 'Design and analysis of 6T SRAM cell using FINFET at Nanometer Regime', International Journal Of Advance Research And Innovative Ideas In Education, 2(4), pp. 547-554IJARIIE [Online]. Available at: https://ijariie.com/AdminUploadPdf/Design_and_analysis_of_6T_SRAM_cell_using__FINFET_at_Nanometer_Regime_ijariie2934.pdf (Accessed : 10 May 2021)
IEEE Monali S Mhaske, and Prof. S. A. Shaikh, "Design and analysis of 6T SRAM cell using FINFET at Nanometer Regime," International Journal Of Advance Research And Innovative Ideas In Education, vol. 2, no. 4, pp. 547-554, Jul-Aug 2016. [Online]. Available: https://ijariie.com/AdminUploadPdf/Design_and_analysis_of_6T_SRAM_cell_using__FINFET_at_Nanometer_Regime_ijariie2934.pdf [Accessed : 10 May 2021].
Turabian Monali S Mhaske, and Prof. S. A. Shaikh. "Design and analysis of 6T SRAM cell using FINFET at Nanometer Regime." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 2 number 4 (10 May 2021).
Vancouver Monali S Mhaske, and Prof. S. A. Shaikh. Design and analysis of 6T SRAM cell using FINFET at Nanometer Regime. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2016 [Cited : 10 May 2021]; 2(4) : 547-554. Available from: https://ijariie.com/AdminUploadPdf/Design_and_analysis_of_6T_SRAM_cell_using__FINFET_at_Nanometer_Regime_ijariie2934.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads


Last download on 5/10/2021 4:27:58 PM

Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
Design Analysis and Implementation of Two Stage Operational AmplifierElectronics and Communication EngineeringRAJ KESARWANI Download
1X3 ROUTER RTL & UVM TESTBENCHElectronic and Telecommunication (VLSI BASED)MOHARIL ABOLI Download
ASIC Implementation Of PULP RISC-V CoreElectronics and Communication EngineeringAnirudh Rao M Download
FPGA IMPLEMENTATION OF KARATSUBA VEDIC MULTIPLIERSElectronics and Communication EngineeringShankar R Download
Metastability Mitigation & Error Masking of Flip-FlopElectronics & CommunicationAPARNA Download
DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLLElectronics & Communication EngineeringMEENAKSHI TIWARI Download
LVDS Design for High speed ApplicationElectronicsAtharvan Boxey Download
virtual paintig through gesture detection and color segmentation technique using DE2 FPGA boardElctronics and telecommunication engineeringMs. Pooja Bcahhav Download
Design and implementation of enhanced sleepy stack with LECTOR technique for low power consumption in CMOS VLSI circuitElectronics and communicationRahul Itnal Download
THRESHOLD LOGIC’S IMPORTANCE IN BUILDING EFFICIENT AND COMPACT DIGITAL CIRCUITS AND ITS SCOPE IN MODERN TECHNOLOGYELECTRONICS AND COMMUNICATION ENGINEERINGE.VENU BHAGIRATH Download
A Review on Dysarthria speech disorderelectonics and telecommunicationYogita S. Mahadik Download
FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVMELECTRONICS & TELECOMMUNICATIONKAMINI JHA Download
Implementation of IEC 61131-3 Standard Compatible instruction List Processor on FPGA PlatformVLSI designSagar Shedge Download
SPEED AND AREA EFFICIENT VLSI ARCHITECTURES FOR MPSK MODEMSELECTRONICS AND COMMUNICATION ENGINEERINGESTHER RANI C Download
180nm CMOS process based L-band CML to CMOS converterElectronics and CommunicationChirag Senjalliya Download
12