Logo
  • Home
  • About Us
    • Aim and Scope
    • Research Area
    • Impact Factor
    • Indexing
  • For Authors
    • Authors Guidelines
    • How to publish paper?
    • Download Paper format
    • Submit Manuscript
    • Processing Charges
    • Download Copyrights Form
    • Submit Payment-Copyrights
  • Archives
    • Current Issues
    • Past Issues
    • Conference Issues
    • Special Issues
    • Advance Search
  • IJARIIE Board
    • Join as IJARIIE Board
    • Advisory Board
    • Editorial Board
    • Sr. Reviewer Board
    • Jr. Reviewer Board
  • Proposal
    • Conferece Proposal
    • Special Proposal
    • Faqs
  • Contact Us
  • Payment Detail

Call for Papers:Vol.11 Issue.3

Submission
Last date
28-Jun-2025
Acceptance Status In One Day
Paper Publish In Two Days
Submit ManuScript

News & Updates

Submit Article

Dear Authors, Article publish in our journal for Volume-11,Issue-3. For article submission on below link: Submit Manuscript


Join As Board

Dear Reviewer, You can join our Reviewer team without given any charges in our journal. Submit Details on below link: Join As Board


Paper Publication Charges

IJARIIE APP
Download Android App

For Authors

  • How to Publish Paper
  • Submit Manuscript
  • Processing Charges
  • Submit Payment

Archives

  • Current Issue
  • Past Issue

IJARIIE Board

  • Member Of Board
  • Join As Board

Downloads

  • Authors Guidelines
  • Manuscript Template
  • Copyrights Form

Android App

Download IJARIIE APP
  • Authors
  • Abstract
  • Citations
  • Downloads
  • Similar-Paper

Authors

Title: :  Design and Implementation of Asymmetric Cryptography Using AES Algorithm
PaperId: :  1319
Published in:   International Journal Of Advance Research And Innovative Ideas In Education
Publisher:   IJARIIE
e-ISSN:   2395-4396
Volume/Issue:    Volume 1 Issue 4 2015
DUI:    16.0415/IJARIIE-1319
Licence: :   IJARIIE is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

Author NameAuthor Institute
Madhuri B. ShindeMCOERC, NASHIK, INDIA

Abstract

vlsi
AES, Cryptography, VLSI Design
Advanced Encryption Standard (AES) has accretion favor through its altitudinous security with low adequate expense. The delinquency for prismatic security martial in multitudinous operations has AES algorithm. In this paper, AES encryption software suited for tool in which low expenses are desired. Large data encryption and decryption appears to be achievable in real time processing. The novel approach permits us to perform various attacks on the system developed by using asymmetric cryptography. The conclusion of findings is accomplished by cryptography.

Citations

Copy and paste a formatted citation or use one of the links to import into a bibliography manager and reference.

IJARIIE Madhuri B. Shinde. "Design and Implementation of Asymmetric Cryptography Using AES Algorithm" International Journal Of Advance Research And Innovative Ideas In Education Volume 1 Issue 4 2015 Page 371-378
MLA Madhuri B. Shinde. "Design and Implementation of Asymmetric Cryptography Using AES Algorithm." International Journal Of Advance Research And Innovative Ideas In Education 1.4(2015) : 371-378.
APA Madhuri B. Shinde. (2015). Design and Implementation of Asymmetric Cryptography Using AES Algorithm. International Journal Of Advance Research And Innovative Ideas In Education, 1(4), 371-378.
Chicago Madhuri B. Shinde. "Design and Implementation of Asymmetric Cryptography Using AES Algorithm." International Journal Of Advance Research And Innovative Ideas In Education 1, no. 4 (2015) : 371-378.
Oxford Madhuri B. Shinde. 'Design and Implementation of Asymmetric Cryptography Using AES Algorithm', International Journal Of Advance Research And Innovative Ideas In Education, vol. 1, no. 4, 2015, p. 371-378. Available from IJARIIE, https://ijariie.com/AdminUploadPdf/Design_and_Implementation_of_Asymmetric_Cryptography_Using_AES_Algorithm_ijariie1319_volume_1_14_page_371_378.pdf (Accessed : ).
Harvard Madhuri B. Shinde. (2015) 'Design and Implementation of Asymmetric Cryptography Using AES Algorithm', International Journal Of Advance Research And Innovative Ideas In Education, 1(4), pp. 371-378IJARIIE [Online]. Available at: https://ijariie.com/AdminUploadPdf/Design_and_Implementation_of_Asymmetric_Cryptography_Using_AES_Algorithm_ijariie1319_volume_1_14_page_371_378.pdf (Accessed : )
IEEE Madhuri B. Shinde, "Design and Implementation of Asymmetric Cryptography Using AES Algorithm," International Journal Of Advance Research And Innovative Ideas In Education, vol. 1, no. 4, pp. 371-378, Sep-Oct 2015. [Online]. Available: https://ijariie.com/AdminUploadPdf/Design_and_Implementation_of_Asymmetric_Cryptography_Using_AES_Algorithm_ijariie1319_volume_1_14_page_371_378.pdf [Accessed : ].
Turabian Madhuri B. Shinde. "Design and Implementation of Asymmetric Cryptography Using AES Algorithm." International Journal Of Advance Research And Innovative Ideas In Education [Online]. volume 1 number 4 ().
Vancouver Madhuri B. Shinde. Design and Implementation of Asymmetric Cryptography Using AES Algorithm. International Journal Of Advance Research And Innovative Ideas In Education [Internet]. 2015 [Cited : ]; 1(4) : 371-378. Available from: https://ijariie.com/AdminUploadPdf/Design_and_Implementation_of_Asymmetric_Cryptography_Using_AES_Algorithm_ijariie1319_volume_1_14_page_371_378.pdf
BibTex EndNote RefMan RefWorks

Number Of Downloads



Save in Google Drive

Similar-Paper

TitleArea of ResearchAuther NameAction
Design Analysis and Implementation of Two Stage Operational AmplifierElectronics and Communication EngineeringRAJ KESARWANI Download
1X3 ROUTER RTL & UVM TESTBENCHElectronic and Telecommunication (VLSI BASED)MOHARIL ABOLI Download
ASIC Implementation Of PULP RISC-V CoreElectronics and Communication EngineeringAnirudh Rao M Download
FPGA IMPLEMENTATION OF KARATSUBA VEDIC MULTIPLIERSElectronics and Communication EngineeringShankar R Download
Metastability Mitigation & Error Masking of Flip-FlopElectronics & CommunicationAPARNA Download
DESIGN OF CURRENT STARVED VCO USING POWER GATED INVERTER FOR PLLElectronics & Communication EngineeringMEENAKSHI TIWARI Download
LVDS Design for High speed ApplicationElectronicsAtharvan Boxey Download
virtual paintig through gesture detection and color segmentation technique using DE2 FPGA boardElctronics and telecommunication engineeringMs. Pooja Bcahhav Download
Design and implementation of enhanced sleepy stack with LECTOR technique for low power consumption in CMOS VLSI circuitElectronics and communicationRahul Itnal Download
THRESHOLD LOGIC’S IMPORTANCE IN BUILDING EFFICIENT AND COMPACT DIGITAL CIRCUITS AND ITS SCOPE IN MODERN TECHNOLOGYELECTRONICS AND COMMUNICATION ENGINEERINGE.VENU BHAGIRATH Download
A Review on Dysarthria speech disorderelectonics and telecommunicationYogita S. Mahadik Download
FUNCTIONAL VERIFICATION OF USB 2.0 VIP USING SV- UVMELECTRONICS & TELECOMMUNICATIONKAMINI JHA Download
Implementation of IEC 61131-3 Standard Compatible instruction List Processor on FPGA PlatformVLSI designSagar Shedge Download
SPEED AND AREA EFFICIENT VLSI ARCHITECTURES FOR MPSK MODEMSELECTRONICS AND COMMUNICATION ENGINEERINGESTHER RANI C Download
180nm CMOS process based L-band CML to CMOS converterElectronics and CommunicationChirag Senjalliya Download
12
For Authors
  • Submit Paper
  • Processing Charges
  • Submit Payment
Archive
  • Current Issue
  • Past Issue
IJARIIE Board
  • Member Of Board
  • Join As Board
Privacy and Policy
Follow us

Contact Info
  • +91-8401209201 (India)
  • +86-15636082010 (China)
  • ijariiejournal@gmail.com
  • M-20/234 Ami Appt,
    Nr.Naranpura Tele-Exch,
    Naranpura,
    Ahemdabad-380063
    Gujarat,India.
Copyright © 2025. IJARIIE. All Rights Reserved.